View MIC3000_2011747.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

october 2004 1 m9999-101204 MIC3000 micrel MIC3000 fom management ic micrel, inc. ? 2180 fortune drive ? san jose, ca 95131 ? usa ? tel + 1 (408) 944-0800 ? fax + 1 (408) 474-1000 ? http://www.mic rel.com general description the MIC3000 enables the implementation of sophisticated, hot-pluggable fiber optic transceivers with intelligent laser control and digital diagnostic monitoring interface per sff- 8472. it essentially integrates all non-datapath functions of an sfp transceiver into a tiny 4mm x 4mm mlf ? package. it also works well as a microcontroller peripheral in transponders or 10gbps transceivers. a highly configurable automatic power control (apc) circuit controls laser bias. bias and modulation are temperature compensated using dual dacs, an on-chip temperature sensor, and nvram look-up tables. a programmable inter- nal feedback resistor provides unprecedented dynamic range for apc. controlled laser turn-on facilitates hot-plugging. an analog-to-digital converter converts the measured tem- perature, voltage, bias current, transmit power, and received power from analog-to-digital. each parameter is compared against user-programmed warning and alarm thresholds. analog comparators and dacs provide high-speed monitor- ing of received power and critical laser operating parameters. an interrupt output, power-on hour meter, and data-ready bits add user friendliness beyond sff-8472. the interrupt output and data-ready bits reduce overhead in the host system. the power-on hour meter logs operating hours using an internal real-time clock and stores the result in nvram. communication with the MIC3000 is via an industry standard 2-wire serial interface. nonvolatile memory is provided for serial id, configuration, and separate oem and user scratchpad spaces. two-level password protection guards against data corruption. features ? apc or constant-current laser bias ? supports multiple laser types and bias circuit topologies ? drives external low-cost bjt for laser bias ? integrated digital temperature sensor ? temperature compensation of modulation, bias, and fault levels via nvram look-up tables ? direct interface to sy88932, sy88982, sy89307 and other drivers ? nvram to support gbic/sfp serial id function ? user writable eeprom scratchpad ? diagnostic monitoring interface per sff-8472 ? monitors and reports critical parameters: temperature, bias current, tx and rx optical power, and supply voltage ? s/w control and monitoring of txfault, rxlos, rateselect, and txdisable ? external calibration ? power-on hour meter ? interrupt capability ? extensive test and calibration features ? 2-wire i 2 c compatible serial interface ? sfp msa and sff-8472 compliant ? 3.0v to 3.6v power supply range ? 5v-tolerant i/o ? 4mm x 4mm 24-pin mlf ? package applications ? sff/sfp optical transceivers ? sonet/sdh transceivers and transponders ? fibre channel transceivers ? 10gbps transceivers ? free space optical communications ? proprietary optical links ordering information part number junction temp. range pac kage MIC3000bml ?45c to +105c 24-pin mlf? micro leadframe and mlf are registered trademarks of amkor technology, inc.
MIC3000 micrel m9999-101204 2 october 2004 contents general description ............................................................................................................ .................................................................... 1 features ....................................................................................................................... ............................................................................. 1 applications ................................................................................................................... .......................................................................... 1 ordering information ........................................................................................................... ................................................................... 1 pin configuration .............................................................................................................. ...................................................................... 5 24-lead mlf? ................................................................................................................... ...................................................................... 5 pin descriptions .............................................................................................................. ................................................................... 5-6 absolute maximum ratings ....................................................................................................... ............................................................ 7 operating ratings .............................................................................................................. ..................................................................... 7 electrical characteristics ..................................................................................................... ............................................................ 7-11 timing diagram ................................................................................................................. .................................................................... 11 serial interface timing ........................................................................................................ .................................................................. 11 address map .................................................................................................................... ...................................................................... 12 table 1. MIC3000 address map, serial address = a0h .............................................................................. ....................................... 12 table 2. MIC3000 address map, serial address = a2h .............................................................................. ....................................... 12 table 3. temperature compensation tables, serial address = a4h .................................................................. ............................... 13 table 4. oem configuration registers, serial address = a6h ...................................................................... ..................................... 13 block diagram .................................................................................................................. ..................................................................... 14 figure 1. MIC3000 block diagram ................................................................................................. ..................................................... 14 analog-to-digital converter/signal monitoring .................................................................................. ............................................... 14 figure 2. analog-to-digital converter block diagram ............................................................................. ............................................ 15 table 5. a/d input signal ranges and resolutions ................................................................................ ........................................... 15 table 6. vaux input signal ranges and resolutions ............................................................................... ......................................... 15 external calibration ........................................................................................................... ................................................................... 16 voltage ........................................................................................................................ ............................................................................ 16 temperature .................................................................................................................... ....................................................................... 16 bias current ................................................................................................................... ........................................................................ 16 tx power ....................................................................................................................... ......................................................................... 16 rx power ....................................................................................................................... ......................................................................... 16 laser diode bias control ....................................................................................................... .............................................................. 17 figure 3. MIC3000 apc and modulation control block diagram ...................................................................... ................................ 17 figure 4. programmable feedback resistor ........................................................................................ .............................................. 17 laser modulation control ....................................................................................................... .............................................................. 17 figure 5. transmitter configurations supported by MIC3000 ....................................................................... .............................. 17 figure 6. vmod configured as voltage output with gain ........................................................................... ................................ 18 power on and laser start-up .................................................................................................... .......................................................... 19 table 8. shutdown state of shdn vs. configuration bits .......................................................................... ........................................ 19 figure 7. MIC3000 power-on timing (oe=1) ........................................................................................ ............................................ 19 table 9. shutdown state of vbias vs. configuration bits ......................................................................... ........................................ 19 table 10. shutdown state of vmod vs. configuration bits ......................................................................... ....................................... 19 fault comparators .............................................................................................................. .................................................................. 20 figure 8. fault comparator logic ................................................................................................ ....................................................... 20 duty-cycle limiting ............................................................................................................ ................................................................... 20 temperature measurement ........................................................................................................ .......................................................... 20 diode faults ................................................................................................................... ........................................................................ 20 figure 9. saturation detector ................................................................................................... ........................................................... 21 figure 10. rxlos comparator logic ............................................................................................... .................................................. 21 temperature compensation ....................................................................................................... ......................................................... 21 table 11. temperature compensation look-up tables, serial address i2cadr + 4h ................................................... ................. 22
october 2004 3 m9999-101204 MIC3000 micrel table 12. apc temperature compensation look-up table, serial address i2cadr+4h .................................................. ............. 23 table 13. vmod temperature- compensation look-up table, serial address i2cadr+4h ................................................ .......... 23 table 14. ibias comparator temperature compensation look-up table, serial address i2cadr+4h ..................................... .... 23 table 15. bias current high alarm temperature compensation table, serial address i2cadr+4h ...................................... ........ 23 table 16. range of temperature compensation tables vs. lutoff ................................................................... ........................... 24 figure 11. examples of lutoff operation ......................................................................................... .............................................. 24 figure 12. temperature compensation examples .................................................................................... ......................................... 25 alarms and warning flags ....................................................................................................... ............................................................ 26 table 17. MIC3000 events ........................................................................................................ ......................................................... 26 control and status i/o ......................................................................................................... ................................................................. 26 figure 13. control and status i/o logic ......................................................................................... ..................................................... 27 system timing .................................................................................................................. ..................................................................... 27 figure 14. transmitter on-off timing ............................................................................................ .................................................. 27 figure 15. initialization timing with txdisable asserted ........................................................................ ........................................ 27 figure 16. initialization timing, txdisable not asserted ........................................................................ ........................................ 28 figure 17. loss-of-signal (los) timing .......................................................................................... ................................................... 28 figure 18. transmit fault timing ................................................................................................ ........................................................ 28 figure 19. successfully clearing a fault condition .............................................................................. .............................................. 29 figure 20. unsuccessful attempt to clear a fault ................................................................................ .............................................. 29 warm resets .................................................................................................................... ...................................................................... 30 power-on hour meter ............................................................................................................ ............................................................... 30 table 18. power-on hour meter result format ..................................................................................... ............................................ 30 test and calibration features .................................................................................................. ........................................................... 30 table 19. test and diagnostic features .......................................................................................... ................................................... 30 serial port operation .......................................................................................................... .................................................................. 31 figure 21. write byte protocol .................................................................................................. .......................................................... 31 figure 22. read byte protocol ................................................................................................... ......................................................... 31 figure 23. read_word protocol ................................................................................................... ....................................................... 31 page writes .................................................................................................................... ........................................................................ 31 figure 24. four-byte page_write protocol ........................................................................................ ................................................. 32 acknowledge polling ............................................................................................................ ................................................................ 32 write protection and data security ............................................................................................. ........................................................ 32 user password .................................................................................................................. ..................................................................... 32 detailed register descriptions ................................................................................................. ........................................................... 33 alarm threshold registers ...................................................................................................... ............................................................ 33 warning threshold registers .................................................................................................... .......................................................... 38 adc result registers ........................................................................................................... ................................................................ 44 alarm flags .................................................................................................................... ........................................................................ 47 warning flags .................................................................................................................. ...................................................................... 48 applications information ....................................................................................................... ............................................................... 61 controlling laser diode bias ................................................................................................... ............................................................ 61 figure 25. example apc circuit for common-cathode tosa .......................................................................... ................................ 61 figure 26. example apc circuit for common anode tosa ............................................................................ .................................. 61 choosing ccomp ................................................................................................................. ................................................................ 62 figure 27. slew rate vs. ccomp value ............................................................................................ ................................................ 62 figure 28. open loop unity-gain bandwidth vs. ccomp ............................................................................. .................................... 62 table 20. typical values for ccomp .............................................................................................. ................................................... 62 measuring laser bias current ................................................................................................... .......................................................... 62 interfacing to laser drivers ................................................................................................... ............................................................. 63 sy88912 3.3v 3.2gbps sonet/sdh laser driver .................................................................................... ......................................... 63 figure 29. controlling the sy88912 modulation current ........................................................................... ......................................... 63
MIC3000 micrel m9999-101204 4 october 2004 table 21. control range of sy88912 modulation control circuit ................................................................... ................................... 63 sy88932 3.3v 3.2gbps sonet/sdh laser driver .................................................................................... ......................................... 63 figure 30. controlling the sy88932 modulation current ........................................................................... ......................................... 63 sy89307 5.0v/ 3.3v 2.5gbps vcsel driver ........................................................................................ ............................................... 64 figure 31. controlling the sy89307 modulation current ........................................................................... ......................................... 64 laser drivers programmed via a sink current .................................................................................... .............................................. 64 figure 32. controlling the modulation current via a sink current ................................................................ ...................................... 64 drivers with monitor outputs ................................................................................................... ........................................................... 64 shutdown output ................................................................................................................ .................................................................. 64 figure 33. redundant switch circuits ............................................................................................ ..................................................... 65 temperature sensing ............................................................................................................ ................................................................ 65 table 23. contributors to self-heating .......................................................................................... ...................................................... 65 remote sensing ................................................................................................................. ................................................................... 65 table 22. transistors suitable for use as remote diodes ......................................................................... ....................................... 65 minimizing errors .............................................................................................................. .................................................................... 65 self-heating ................................................................................................................... ......................................................................... 65 series resistance with external temperature sensor ............................................................................. ........................................ 66 xpn filter capacitor selection ................................................................................................. ........................................................... 66 xpn layout considerations ...................................................................................................... ........................................................... 66 figure 34. guard traces and kelvin return for remote thermal diode .............................................................. ............................. 66 layout considerations .......................................................................................................... ............................................................... 66 small form-factor pluggable (sfp) transceivers ................................................................................. ........................................... 66 figure 35. typical sfp control and status i/o signal routing (not to scale) ..................................................... .............................. 66 power supplies ................................................................................................................. ..................................................................... 67 figure 36. power supply routing and bypassing ................................................................................... ........................................... 67 using the MIC3000 in a 5v system ............................................................................................... ..................................................... 67 package information ............................................................................................................ ................................................................. 68 24-pin mlf ? (ml) .......................................................................................................................... ...................................................... 68
october 2004 5 m9999-101204 MIC3000 micrel pin configuration 1 2 3 4 5 6 18 17 16 15 14 13 789101112 24 23 22 21 20 19 fb vmpd gnda vdda vild vild+ vddd nc gndd rsin vin clk shdn vrx xpn txfault txdisable data vmod+ vmod vbias comp rsout rxlos 24-pin mlf ? pin descriptions pin number pin name pin function 1 fb analog input. feedback voltage for the apc loop op-amp . polarity and scale are programmable via the apc configuration bits. connect to v bias if apc is not used. 2 vmpd analog input. multiplexed a/d converter input for monitoring transmitted optical power via a monitor photodiode. in most applications, vmpd will be connected directly to fb. the input range is 0 - v ref or 0 - v ref /4 depend- ing on the setting of the apc configuration bits. 3 gnda ground return for analog functions. 4 vdda power supply input for analog functions. 5 vild? analog input. reference terminal for the multiplexed pseudo-differential a/d converter inputs for monitoring laser bias current via a sense resistor (vild+ is the sensing input). tie to v dd or gnd to reference the voltage sensed on vild+ to v dd or gnd respectively. limited common-mode voltage range, see ?applications information? section for more details. 6 vild+ analog input. multiplexed a/d input for monitoring laser bias current via a sense resistor (signal input); accommodates inputs referenced to v dd or gnd (see pin 5 description). limited common-mode voltage range, see ?applications information? section for more details. 7 shdn digital output; programmable polarity. asserted at the detection of a fault condition that can be used to activate a second series transistor in the laser current path, enhancing protection against single-point failures. 8 vrx analog input. multiplexed a/d converter input for monitoring received optical power. the input range is 0 to v ref . 9 xpn analog input/output. optional connection to an external pn junction for sensing temperature at a remote location. the zone bit in oemcfg1 determines whether temperature is measured using the on-chip sensor or the remote pn junction. 10 txfault digital output; open-drain. a high level indicates a hardware fault impeding transmitter operation. the state of this input is always reflected in the txflt bit.
MIC3000 micrel m9999-101204 6 october 2004 pin descriptions pin number pin name pin function 11 txdisable digital input; active high. the transmitter is disabled when this line is high or the stxdis bit is set. the state of this input is always reflected in the txdis bit. 12 data digital i/o; open-drain. bi-directional serial data input/output. 13 clk digital input; serial bit clock input. 14 vin if bit 4 (ie) in usrctl register is set to 0 (default), this pin is configured as analog input. if ie bit is set to 1, this pin is configured as open-drain output. analog input: multiplexed a/d input for monitoring supply voltage. 0v to 5.5v input range. open-drain output: outputs the internally generated interrupt signal /int. 15 rsin digital input; rate select input; ored with rate select bit to determine the state of the rsout pin. the state of this pin is always reflected in the rsel bit. 16 gndd ground return for digital functions. 17 nc no connection. this pin is used for test purposes and must be left uncon- nected. 18 vddd power supply input for digital functions. 19 rxlos digital output; active-high/open-drain. indicates the loss of the received signal as indicated by a level of received optical power below the pro- grammed rxlos comparator threshold; may be wire-ored with external signals. low indicates normal operation. the los bit reflects the state of rxlos whether driven by the MIC3000 or an external circuit. 20 rsout digital output. open-drain. this output is controlled by the srsel bit ored with rsin input and is open drain only. 21 comp analog output, compensation terminal. connect a capacitor between this pin and gnda or v dda with appropriate value to tune the apc loop time constant to a desirable value. 22 vbias analog output. buffered dac output capable of sourcing or sinking up to 10ma under control of the apc function to drive an external transistor for laser diode d.c. bias. the output and feedback polarity are programmable to accommodate either a npn or an pnp transistor to drive a common anode or common-cathode laser diode. 23 vmod? analog input. inverting terminal of vmod buffer op-amp. connect to v mod + (gain = 1) or feedback resistors network to set a different gain 24 vmod+ analog output. buffered dac output to set the modulation current on the laser driver ic. operates with either a 0? v ref or a (v dd ?v ref ) ? v dd output swing so as to generate either a ground-referenced or a v dd refer- enced programmed voltage. a simple external circuit can be used to generate a programmable current for those drivers that require a current rather than a voltage input. see ?applications information? section for more details.
october 2004 7 m9999-101204 MIC3000 micrel absolute maximum ratings (1) power supply voltage, v dd .................................................. +3.8v voltage on clk, data, txfault, vin, rxlos, disable, rsin ....................................... ?0.3v to +6.0v voltage on any other pin .................... ?0.3v to v dd +0.3v power dissipation, t a = 85c ...................................... 1.5w junction temperature (t j ) ......................................... 150c storage temperature (t s ) ........................ ?65c to +150c esd ratings (3) human body model ................................................... 2kv machine model ......................................................... 300v soldering (20sec) ....................................................... 260oc operating ratings (2) power supply voltage, v dda /v ddd .................. +3.0v to +3.6v ambient temperature range (t a ) ............ ?40c to +105c package thermal resistance mlf ? ( ja ) .......................................................... 43c/w electrical characteristics for typical values, t a = 25c, v dda = v ddd = +3.3v, unless otherwise noted. bold values are guaranteed for +3.0v - (v dda = v ddd ) - 3.6v, t (min) - t a - t (max) (8) symbol parameter condition min typ max units power supply i dd supply current clk = data = v ddd = v dda ;txdisable low; 2.3 3.5 ma all dacs at full-scale; all a/d inputs at full-scale; all other pins open. clk = data = v ddd = v dda ; txdisable high; 2.3 3.5 ma fltdac at full-scale; all a/d inputs at full-scale; all other pins open. v por power-on reset voltage all registers reset to default values; 2.9 2.98 v a/d conversions initiated. v uvlo under-voltage lockout threshold note 5 2.6 2.73 v v hyst power-on reset hysteresis voltage 170 mv t por power-on reset time v dd > v por (4) 50 s v ref reference voltage 1.210 1.225 1.240 v ? v ref / ? v dda voltage reference line regulation 1.7 mv/v temperature-to-digital converter characteristics local temperature measurement error ?40c - t a - +105c (6) 1 3 c remote temperature measurement ?40c - t a - +105c (6) 1 3 c error t conv conversion time note 4 60 ms t sample sample period 100 ms remote temperature input, xpn i f current to external diode (4) xpn at high level, clamped to 0.6v. 192 400 a xpn at low level, clamped to 0.6v. 7 12 a
MIC3000 micrel m9999-101204 8 october 2004 electrical characteristics symbol parameter condition min typ max units voltage-to-digital converter characteristics (v rx , v aux , v bias , v mpd , v ild +/?) voltage measurement error ?40c - t a - +105c (6) 1 2.0 % fs t conv conversion time note 4 10 ms t sample sample period note 4 100 ms voltage input, v in (pin 14 used as an adc input) v in input voltage range ?0.3 - v dd - 3.6v gnda 5.5 v i leak input current v in = v dd or gnd; v aux = v in 55 a c in input capacitance 10 pf digital-to-voltage converter characteristics (v mod , v bias ) accuracy ?40c - t a - +105c (6) 1 2 . 0 % fs t conv conversion time note 4 20 ms dnl differential non-linearity error note 4 0.5 1 lsb bias current sense inputs, v ild +, v ild ? v ild differential input signal range, 0 v ref /4 mv | v ild + ? v ild ? | i in+ v ild + input current 1 a i in? v ild ? input current v ild ? referred to v dda +150 a | v ild + ? v ild ? | = 0.3v v ild ? referred to gnd ?150 a cin input capacitance 10 pf apc op amp, fb, v bias , comp gbw gain bandwidth product c comp = 20pf; gain = 1 1 mhz tc vos input offset voltage temperature 1 v/c coefficient (4) v out output voltage swing i out = 10ma, srce bit = 1 gnda 1.25 v i out = -10ma, srce bit = 0 v dda ?1.25 v dda v i sc output short-circuit current 55 ma t sc short circuit withstand time t j - 150c (4) sec psrr power supply rejection ratio c comp = 20pf; gain = 1, to gnd 55 db c comp = 20pf; gain = 1, to v dd 40 a min minimum stable gain c comp = 20pf, note 4 1 v/v ? v/ ? t slew rate c comp = 20pf; gain = 1 3 v/ s ? rfb internal feedback resistor tolerance 20 % ? rfb/ ? t internal feedback resistor 25 ppm/c temperature coefficient c in pin capacitance 10 pf
october 2004 9 m9999-101204 MIC3000 micrel electrical characteristics symbol parameter condition min typ max units v mod buffer op-amp, v mod +, v mod ? gbw gain bandwidth c comp = 20pf; gain = 1 1 mhz tc vos input offset voltage temperature 1 v/c coefficient i bias v mod ? input current 0.1 1 a v out output voltage swing i out = 1ma gnda+75 v dda ?75 mv i sc output short-circuit current 35 ma t sc short circuit withstand time t j - 150c (4) sec psrr power supply rejection ratio c comp = 20pf; gain = 1, to gnd 65 db c comp = 20pf; gain = 1, to v dd 44 db a min minimum stable gain c comp = 20pf 1 v/v ? v/ ? t slew rate c comp = 20pf; gain = 1 1 v/ s c in pin capacitance 10 pf control and status i/o, txdisable, txfault, rsin, rsout, shdn, rxlos, /int v il low input voltage 0.8 v v ih high input voltage 2.0 v v ol low output voltage i ol - 3ma 0.3 v v oh high output voltage i oh - 3ma v ddd ?0.3 v (applies to shdn only) i leak input current 1 a c in input capacitance 10 pf transmit optical power input, v mpd v in input voltage range note 4 gnda v dda v v rx input signal range biasref=0 0v ref v biasref=1 v dda ?v ref v dda v c in input capacitance note 4 10 pf i leak input current 1 a received optical power input, vrx, rxpot input voltage range note 4 gnda v dda v v rx valid input signal range 0v ref v (adc input range) c in input capacitance note 4 10 pf i leak input current 1 a
MIC3000 micrel m9999-101204 10 october 2004 electrical characteristics symbol parameter condition min typ max units control and status i/o timing, txfault, txdisable, rsin, rsout, and rxlos t off txdisable assert time from input asserted to optical output at 10 s 10% of nominal, c comp = 10nf. t on txdisable de-assert time from input de-asserted to optical output 1 ms at 90% of nominal, c comp = 10nf. t init initialization time from power on or transmitter enabled to 300 ms optical output at 90% of nominal and tx_fault de-asserted. (4) t init2 power-on initialization time from power on to apc loop enabled. 200 ms t fault txfault assert time from fault condition to txfault 95 s assertion. (4) t reset fault reset time length of time txdisable must be 10 s asserted to reset fault condition. t loss_on rxlos assert time from loss of signal to rxlos asserted. 95 s t loss_off rxlos de-assert time from signal acquisition to los 100 s de-asserted. t data analog parameter data ready from power on to valid analog parameter 400 ms data available. (4) t prop_in txfault, txdisable, rxlos, time from input change to corresponding 1 s rsin input propagation time internal register bit set or cleared. (4) t prop_out txfault, rsout, /int output from an internal register bit set or cleared 1 s propagation time to corresponding output change. (4) fault comparators flttmr fault suppression timer clock note 4 0.475 0.5 0.525 ms period accuracy -3 +3 %f.s. t reject glitch rejection maximum length pulse that will not cause 4.5 s output to change state. (4) v sat saturation detection threshold high level 95 %vdda low level 5 %vdda power-on hour meter timebase accuracy 0c - t a - +70c (4) +5 ?5 % ?40c - t a - +105c +10 ?10 % resolution note 4 10 hours non-volatile (flash) memory t wr write cycle time (8) from stop of a one to four-byte write 13 ms transaction. (4) data retention 100 years endurance minimum permitted number write 10,000 cycles cycles
october 2004 11 m9999-101204 MIC3000 micrel electrical characteristics symbol parameter condition min typ max units serial data i/o pin, data v ol low output voltage i ol = 3ma 0.4 v i ol = 6ma 0.6 v v il low input voltage 0.8 v v ih high input voltage 2.1 v i leak input current 1 a c in input capacitance note 4 10 pf serial clock input, clk v il low input voltage 2.7v - v dd - 3.6v 0.8 v v ih high input voltage 2.7v - v dd - 3.6v 2.1 v i leak input current 1 a c in input capacitance note 4 10 pf serial interface timing (4) t 1 clk (clock) period 2.5 s t 2 data in setup time to clk high 100 ns t 3 data out stable after clk low 300 ns t 4 data low setup time to clk low start condition 100 ns t 5 data high hold time after clk high stop condition 100 ns t data data ready time from power on to completion of one set of 400 ms adc conversions; analog data available via serial interface. t to bus timeout clk low 25 30 35 ms notes: 1. exceeding the absolute maximum rating may damage the device. 2. the device is not guaranteed to function outside its operating rating. 3. devices are esd sensitive. handling precautions recommended. 4. guaranteed by design and/or testing of related parameters. not 100% tested in production. 5. the MIC3000 will attempt to enter its shutdown state when v dd falls below v uvlo . this operation requires time to complete. if the supply voltage falls too rapidly, the operation may not be completed. 6. does not include quantization error. 7. final test on outgoing product is performed at t a = +25c. 8. the MIC3000 will not respond to serial bus transactions during an eeprom write-cycle. the host will receive a nack during t wr . timing diagram t1 t4 t2 t5 t3 data (output) data (input) clk serial interface timing
MIC3000 micrel m9999-101204 12 october 2004 address map address(s) field size (bytes) name description 0 - 95 96 serial id defined by g-p nvram; r/w under valid oem password. sep msa 96 - 127 32 vendor specific vendor specific eeprom 128 - 255 128 reserved r eserved for future use. g-p nvram; r/w under valid oem password. table 1. MIC3000 address map, serial address = a0 h address field size hex dec (bytes) name description 00?27 0?39 40 alarm and warning thresholds high/low limits for warning and alarms; write-able using oem p/w; read-only otherwise. 28?37 40?55 16 reserved reserved ? do not write; reads undefined. 38?5b 56 ?91 36 calibration constants numerical constants for external calibration; writeable using oem p/w; read-only otherwise. 5c?5e 92?94 3 reserved reserved ? do not write; reads undefined. 5f 95 1 checksum g-p nvram; writeable using oem p/w; read-only otherwise. 60?69 96?105 10 analog data real time analog parameter data. 6a?6d 106?109 4 reserved reserved for future definition of digitized analog input? do not write; reads undefined. 6e 110 1 control/status bits control and status bits. 6f 111 1 reserved reserved ? do not write; reads undefined. 70?71 112?113 2 alarm flags alarm status bits; read-only. 72?73 114?115 2 reserved reserved?do not write; reads undefined. 74?75 116?117 2 warning flags warning status bits; read-only. 76?77 118?119 2 reserved reserved ? do not write; reads undefined. 78?7b 120?123 4 oempw oem password entry field. 7c?7f 124?127 4 vendor specific vendor specific. reserved?do not write; reads undefined. 80?f7 128?247 120 user scratchpad user writable eeprom. g-p nvram; r/w using any valid password. f8?f9 248?249 2 reserved reserved ? do not write; reads undefined. fa 250 1 usrpwset user password setting; read/write using any p/w; returns zero otherwise. fb 251 1 usrpw entry fiel d for user password. fc?fd 252?253 2 poh power-on hour meter result; read-only. fe 254 1 data ready flags data ready bits for each measured parameter; read-only. ff 255 1 user control end-user control and status bits. table 2. MIC3000 address map, serial address = a2 h
october 2004 13 m9999-101204 MIC3000 micrel address(s) field size hex dec (bytes) name description 00?3f 0?63 64 apclutn a.p.c. temperature compensation l.u.t. 40?7f 64?127 64 modlutn vmod temperature compensation l.u.t. 80?bf 128?191 64 ifltlut bias current fault threshold temperature compensation l.u.t. c0?ff 192?255 64 eollutn bias current high alarm threshold temperature compensation l.u.t. table 3. temperature compensation tables, serial address = a4 h address field size hex dec (bytes) name description 00 0 1 oemcfg0 control/status bits 01 1 1 oemcfg1 control/status bits 02 2 1 oemcfg2 control/status bits 03 3 1 apcset0 apc setpoint 0 04 4 1 apcset1 apc setpoint 1 05 5 1 apcset2 apc setpoint 2 06 6 1 modset nominal modulation dac setpoint 07 7 1 ibflt bias current fault-comparator threshold 08 8 1 txpflt tx power fault threshold 09 9 1 losflt rx los fault-comparator threshold 0a 10 1 flttmr fault comparator masking interval timer setting 0b 11 1 fltmsk fault source mask bits 0c?0f 12?15 4 oempwset password for access to oem areas 10 16 1 oemcal0 oem calibration register 0 11 17 1 oemcal1 oem calibration register 1 12 18 1 lutindx look-up table index read-back 13 19 1 reserved reserved - do not write; reads undefined 14 20 1 apcdac reads back current apc dac setting 15 21 1 moddac reads back current modulation dac setting 16 22 1 oemread reads back oem calibration data 17?1f 23?31 6 reserved reserved - do not write; reads undefined 20?27 32?39 8 pohdata power-on hour meter scratchpad 28?7d 40?125 85 reserved reserved?do not write; reads undefined 7e?fd 126?253 128 scratch oem scratchpad area fe 254 1 mfg_id manufacturer identification (micrel = 42) ff 255 1 dev_id device and die revision table 4. oem configuration registers, serial address = a6 h
MIC3000 micrel m9999-101204 14 october 2004 block diagram apc modulation control state- machines timing fault detection a-d converter & signal conditioning laser control memory arbitration i 2 c data xpn vrx vin vmpd vild vild+ shdn vmod vmod + fb comp vbias clock int rxlos rsout rsin t xdisable txfault MIC3000 nvram registers serial id scratch luts power-on hour meter clock & por temp sensor figure 1. MIC3000 block diagram analog-to-digital converter/signal monitoring a block diagram of the monitoring circuit is shown below. each of the five analog parameters monitored by the MIC3000 are sampled in sequence. all five parameters are sampled and the results updated within the t conv internal given in the ?electrical characteristics? section. in oem mode, the chan- nel that is normally used to measure v in may be assigned to measure the level of the v dda pin or one of five other nodes. this provides a kind of analog loopback for debug and test purposes. the v aux bits in oemcfg0 control which voltage source is being sampled. the various v aux channels are level-shifted differently depending on the signal source, re- sulting in different lsb values and signal ranges. see table 5.
october 2004 15 m9999-101204 MIC3000 micrel adc resolution channel (bits) conditions input range (v) lsb (1) temp 8 n/a 1c vaux 8 see table 6 vmpd 8 gain = 0; biasref = 0 gnda ? v ref 4.77mv gain = 0; biasref = 1 v dda ? (v dda ? v ref ) gain = 1; biasref = 0 gnda ? v ref /4 1.17mv gain = 1; biasref = 1 v dda ? (v dda ? v ref /4) vild 8 vild? = v dda v dda ? (vdda ? v ref ) 4.77mv vild? = gnda gnda ? v ref vrx 8 n/a 0 ? v ref 4.77mv table 5. a/d input signal ranges and resolutions note: 1. assumes typical v ref value of 1.22v. channel v aux [2:0] input range (v) lsb (1) (mv) v in 000 = 00 h 0v to 5.5v 25.6mv v dda 001 = 01 h 0v to 5.5v 25.6mv v bias 010 = 02 h 0v to 5.5v 25.6mv v mod 011 = 03 h 0v to 5.5v 25.6mv apcdac 100 = 04 h 0v to v ref 4.77mv moddac 101 = 05 h 0v to v ref 4.77mv fltdac 110 = 06 h 0v to v ref 4.77mv table 6. v aux input signal ranges and resolutions note: 1. assumes typical v ref value of 1.22v. vild temp sensor vaux[2:1] fltdac m oddac apcdac vbias vmod vdda vin vild+ vrx vmpd 7-ch mux 5-ch mux temp sensor sigma-delta adc figure 2. analog-to-digital converter block diagram
MIC3000 micrel m9999-101204 16 october 2004 external calibration the MIC3000 is designed to support the implementation of an optical transceiver employing external calibration, as de- scribed by sff-8472, digital monitoring interface specifica- tions. the voltage and temperature values returned by the MIC3000?s a/d converter are internally calibrated. the binary values of temph:templ and volth:voltl are in the format called for by sff-8472 under internal calibration. however, since the other parameters are not internally calibrated, an MIC3000-based transceiver must be labeled as externally calibrated. sff-8472 calls for a set of calibration constants to be stored by the transceiver oem at specific non-volatile memory locations, refer to sff-8472 specifications for memory map of calibration coefficient. the MIC3000 provides the non- volatile memory required for the storage of these constants. the digital diagnostic monitoring interface specification should be consulted for full details. slopes and offsets are stored for use with voltage, temperature, bias current, and transmitted power measurements. coefficients for a fourth- order polynomial are provided for use with received power measurements. the host system can retrieve these con- stants and use them to process the measured data. since voltage and temperature require no calibration, the corre- sponding slopes should generally be set to unity and the offsets to zero. voltage the voltage values returned by the MIC3000?s a/d converter are internally calibrated. the binary values of volth:voltl are in the format called for by sff-8472 under internal calibration. since vinh:vinl requires no processing, the corresponding slope should be set to unity and the offset to zero. temperature the temperature values returned by the MIC3000?s a/d converter are internally calibrated. the binary values of temph:templ are in the format called for by sff-8472 under internal calibration. since temph:templ requires no processing, the corresponding slope should be set to unity and the offset to zero. bias current bias current is sensed via an external sense resistor as a voltage appearing at vild+ and vild-. the value returned by the a/d is therefore a voltage analogous to bias current. bias current, i bias , is simply vvild/r sense . the binary value in ibiash (ibiasl is always zero) is related to bias current by: i 0 300v ibiash 255 r bias sense = ? ? ? ? ? ? (. ) (1) the value of the least significant bit (lsb) of ibiash is given by: l sb ibiash 0 300v 255 r amps 300mv 255 r ma 1191 4 r a sense sense sense () .. = = = (2) per sff-8472, the value of the bias current lsb is 2a. the conversion factor, ?slope?, needed is therefore: slope 1191 4 a 2a r 595 7 r sense sens e = ? = . . the tolerance of the sense resistor directly impacts the accuracy of the bias current measurement. it is recom- mended that the sense resistor chosen maintain accuracy of 1% or better. the offset correction, if needed, can be deter- mined by shutting down the laser, i.e., asserting txdisable, and measuring the bias current. any non-zero result gives the offset required. the offset will be equal and opposite to the result of the ?zero current? measurement. tx power transmit power is sensed via an external sense resistor as a voltage appearing at vmpd. it is assumed that this voltage is generated by a sense resistor carrying the monitor photo- diode current. in most applications, the signal at vmpd will be feedback voltage on fb. the vmpd voltage may be mea- sured relative to gnd or v dda depending on the setting of the biasref bit in oemcfg1. the value returned by the a/d is therefore a voltage analogous to transmit power. the binary value in txoph (txopl is always zero) is related to transmit power by: p mw k vref txoph 255 r k 1220mv txoph 255 r k 4 75656 txoph r mw tx sense sense sense () . = ? ? ? ? ? ? = () ? ? ? ? ? ? = (3) for a given implementation, the value of r sense is known. it is either the value of the external resistor or the chosen value of rfb used in the application. the constant, k, will likely have to be determined through experimentation or closed- loop calibration, as it depends on the monitoring photodiode responsivity and coupling efficiency. it should be noted that the apc circuit acts to hold the transmitted power constant. the value of transmit power reported by the circuit should only vary by a small amount as long as apc is functioning correctly. rx power received power is sensed as a voltage appearing at vrx. it is assumed that this voltage is generated by a sense resistor carrying the receiver photodiode current. the value returned by the a/d is therefore a voltage analogous to received power. the binary value in rxoph (rxopl is always zero) is related to received power by: p mw k vref rxoph 255 k 1220mv rxoph 255 mw rx ()= = (4) for a given implementation, the constant, k, will likely have to be determined through experimentation or closed-loop calibration, as it depends on the gain and efficiencies of the components upstream. in sff-8472 implementations, the external calibration constants can describe up to a fourth- order polynomial in case k is nonlinear.
october 2004 17 m9999-101204 MIC3000 micrel laser diode bias control the MIC3000 can be configured to generate a constant bias current using electrical feedback, or regulate average trans- mitted optical power using a feedback signal from a monitor photodiode, see figure 3. an operational amplifier is used to control laser bias current via the v bias output. the vbias pin can drive a maximum of 10ma. an external bipolar transistor provides current gain. the polarity of the op amp?s output is programmable biasref in oemcfg1 in order to accommo- date either npn or pnp transistors that drive common anode and common cathode laser, respectively. additionally, the polarity of the feedback signal is programmable for use with either common-emitter or emitter-follower transistor circuits. furthermore, the reference level for the apc circuit is select- able to accommodate electrical, i.e., current feedback, or optical feedback via a monitor photodiode. finally, any one of seven different internal feedback resistors can be selected. this internal resistor can be used alone or in parallel with an external resistor. this wide range of adjustability (50:1) accommodates a wide range of photodiode current, i.e, wide range of transmitter output power. the apc operating point can be kept near the mid-scale value of the apc dac, insuring maximum snr, maximum effective resolution for digital diagnostics, and the widest possible dac adjustment range for temperature compensation, etc. see figure 4. the apccal bit in oemcal0 is used to turn the apc function on and off. it will be turned off in the MIC3000?s default state as shipped from the factory. when apc is on, the value in the selected apcsetx register is added to the signed value taken from the apc look-up table and loaded into the v bias dac. when apc is off, the v bias dac may be written directly via the v bias register, bypassing the look-up table entirely. this provides direct control of the laser diode bias during setup and calibration. in either case, the v bias dac setting is reported in the apcdac register. the apccfg bits determine the dacs response to higher or lower numeric values. dac inv gain apc look-up ta b l e temp sensor vmod look-up ta b l e apcset dac modset modref vmod vmod fb comp vbias rfb[2:0] vdd vout vdd-out vout vdd-out biasref figure 3. MIC3000 apc and modulation control block diagram apc op-amp fb rfb[2:0] biasref r7 51.2k 7 r6 25.6k r5 12.8k r4 6.4k r3 3.2k r2 1.6k r1 0.8k v dd figure 4. programmable feedback resistor laser modulation control as shown in figure 3, a temperature-compensated dac is provided to set and control the laser modulation current via an external laser driver circuit. modref in oemcfg0 selects whether the v mod dac output swings up from ground or down from v dd . if the laser driver requires a voltage input to set the modulation current, the MIC3000?s v mod output can drive it directly. if a current input is required, a fixed resistor can be used between the driver and the v mod output. several different configurations are possible, as shown in figure 6. when apc is on, i.e., the apccal bit in oemcal0 is set to 0, the value corresponding to the current temperature is taken from the modlut look-up table, added to modset, and loaded into the v mod dac. when apc is off, the value in v mod is loaded directly into the v mod dac, bypassing the look-up table entirely. this provides for direct modulation control for setup and calibration. the modref bit deter- mines the dacs response to higher or lower numeric values. v dd c ommon-cathode with monitor photodiode common-anode wi th monitor photodiod e common-anode common-cathode v dd figure 5. transmitter configurations supported by MIC3000
MIC3000 micrel m9999-101204 18 october 2004 dac modref v mod configured as buffered voltage output output swing = 0 to vref or vdda to (vdda?ref) v mod v mod vout vdd-out r 2 r 1 dac modref v mod configured as voltage output with gain output swing = 0 to (vref a) v mod v mod vout vdd-out gain = a = r1+r2 r2 figure 6. v mod configured as voltage output with gain
october 2004 19 m9999-101204 MIC3000 micrel v bias shutdown configuration bits state oe inv biasref v bias 0 don?t care don?t care hi-z 1 don?t care 0 3gnd 1 don?t care 1 3v dd table 9. shutdown state of v bias vs. configuration bits configuration bits v mod shutdown state oe modref v mod 0 don?t care hi-z 1 0 3gnd 11 3v dd table 10. shutdown state of v mod vs. configuration bits in order to facilitate hot-plugging, the laser diode is not turned on until t init2 after power-on. following t init2 , and assuming txdisable is not asserted, the dacs will be loaded with their initial values. since t conv is much less than t init2 , the first set of analog data, including temperature, is available at t init2 . temperature compensation will be applied to the dac values if enabled. apc will begin if oe is asserted. (if the output enable bit, oe, is not set, the v mod , v bias , and shdn outputs will float indefinitely.) figure 7 shows the power-up timing of the MIC3000. if txdisable is asserted at power- up, the v mod and v bias outputs will stay in their shutdown states following MIC3000 initialization. a/d conversions will begin, but the laser will remain off. power on and laser start-up when power is applied, the MIC3000 initializes its internal registers and state machine. this process takes t por , about 50 s. following t por , analog-to-digital conversions begin, serial communication is possible, and the por bit and data ready bits may be polled. the first set of analog data will be available t conv after t por . MIC3000s are shipped from the factory with the output enable bit, oe, set to zero, off. the MIC3000?s power-up default state, therefore, is apc off, v bias , v mod , and shdn outputs disabled. v bias , v mod , and shdn will be floating (high impedance) and the laser diode, if connected, will be off. once the device is incorporated into a transceiver and properly configured, the shutdown states of shdn, v bias and v mod will be determined by the state of the apc configuration and oe bits. table 8, table 9, and table 10 illustrate the shutdown states of the various laser control outputs versus the control bits. configuration bits shutdown state oe spol shdn 0 don?t care hi-z 1 0 3gnd 11 3v dd table 8. shutdown state of shdn vs. configuration bits t init t conv t on (2) t por v por txfault txdisable | v mod | | v bias | tx output (a) MIC3000 power-on, txdisable not asserted shdn (1) / data_ready v dd 90% nominal output tx output (b) MIC3000 power-on, txdisable asserted t init t conv t por v por txfault txdisable | v mod | | v bias | shdn (1) / data_ready v dd notes: 1. polarity programmable; active-high shown. 2. determined by loop response, e.g., c comp . figure 7. MIC3000 power-on timing (oe=1)
MIC3000 micrel m9999-101204 20 october 2004 fault comparators in addition to detecting and reporting the events specified in sff-8472, the MIC3000 also monitors five fault conditions: inadequate supply voltage, thermal diode faults, excessive bias current, excessive transmit power, and apc op-amp saturation. comparators monitor these parameters in order to respond quickly to fault conditions that could indicate link failure or safety issues, see figure 8. when a fault is detected, the laser is shut down and txfault is asserted. each fault source may be independently disabled using the fltmsk register. fltmsk is non-volatile, allowing faults to be masked only during calibration and testing or permanently. fltdac ibflt counter t flttmr flttmr v dda saturation detector v comp vild vuvlo v dd vmpd diode_fault txflt bit /laser_shutdow n txfault pin fltdac txpflt 5% v dda 95% v dda figure 8. fault comparator logic thermal diode faults are detected within the temperature measurement subsystem when an out-of-range signal is detected. a window comparator circuit monitors the voltage on the compensation capacitor to detect apc op-amp satu- ration (figure 9). op-amp saturation indicates that some fault has occurred in the control loop such as loss of feedback. the saturation detector is blanked for a time, t flttmr , following laser turn-on since the compensation voltage will essentially be zero at turn-on. the flttmr interval is programmable from 0.5ms to 127ms (typical) in increments of 0.5ms ( flttmr ). note that a saturation comparator cannot be relied upon to meet certain eye-safety standards that require 100 s response times. this is because the operation of a saturation detector is limited by the loop bandwidth, i.e., the choice of c comp . even if the comparator itself was very fast, it would be subject to the limited slew-rate of the apc op-amp. only the other fault comparator channels will meet <100 s timing requirements. a similar comparator circuit monitors received signal strength and asserts rxlos when loss-of-signal is detected (figure 10). rxlos will be asserted when and if vrx drops below the level programmed in losflt. the loss-of-signal comparator may be disabled completely by setting the losdis bit in oemcfg3. once the los comparator is disabled, an exter- nal device may drive rxlos. the state of the rxlos pin is reported in the cntrl register regardless of whether it is driven by the internal comparator or by an external device. a programmable digital-to-analog converter provides the com- parator reference voltages for monitoring received signal strength, transmit power, and bias current. glitches less than 4 s (typical) in length are rejected by the fault comparators. since laser bias current varies greatly with temperature, there is a temperature compensation look-up table for the bias current fault dac value. when a fault condition is detected, the laser will be immedi- ately shutdown and txfault will be asserted. the v mod , v bias , and shdn (if enabled) outputs will be driven to their shutdown state according to the state of the configuration bits. the shutdown states of v mod , v bias , and shdn versus the configuration bit settings are shown in table 8, table 9, and table 10. duty-cycle limiting when a fault occurs and txfault is asserted, an internal timer starts. operation cannot resume until this timer expires. this limits the duty-cycle that can be achieved while a fault condition is present, preventing the host from causing an eye- unsafe condition by continually cycling the laser on and off. given that the fault comparator propagation delay is 95s and the restart delay is 200ms, the maximum duty-cycle that can theoretically be achieved in the presence of a persistent fault is on the order of 0.095/200ms ? 0.0475% (0.095s is the maximum fault comparator propagation delay; 200ms is the typical reset delay interval). if a fault occurs and the host toggles txdisable within 200ms, the MIC3000 will wait until the interval expires before restarting the laser. if the restart delay has expired, i.e., it has been at least 200ms since the last occurrence of a fault, then the MIC3000 will begin the restart sequence immediately. the operation of this timer is transparent to the host and does not require any special action. the system will still meet the 300ms startup requirement called for in specifications such as the sfp msa. if the host toggles txdisable more than once during the 200ms interval, the timing remains the same. the laser is restarted after the expiration of the 200ms timer. temperature measurement the temperature-to-digital converter for both internal and external temperature data is built around a switched current source and an eight-bit analog-to-digital converter. the tem- perature is calculated by measuring the forward voltage of a diode junction at two different bias current levels. an internal multiplexer directs the current source?s output to either an internal or external diode junction. the value of the zone bit in oemcfg1 determines whether readings are taken from the on-chip sensor or from the xpn input. the external pn junction may be embedded in an integrated circuit, or it may be a diode-connected discrete transistor. this data is also used as the input to the temperature compensation look-up tables. each time temperature is sampled and an updated value acquired, new corrective values for i mod and the apc setpoint are read from the corresponding tables, added to the set values, and transferred to dacs.
october 2004 21 m9999-101204 MIC3000 micrel diode faults the MIC3000 is designed to respond in a failsafe manner to hardware faults in the temperature sensing circuitry. if the connection to the sensing diode is lost or the sense line is shorted to v dd or ground, the temperature data reported by the a/d converter will be forced to its full-scale value (+127c). the diode fault flag, dflt, will be set in oemcfg1, txfault will be asserted, and the high temperature alarm and warning flags will be set. the reported temperature will remain +127c until the fault condition is cleared. diode faults may be reset by toggling txdisable, as with any other fault. diode faults will not be detected at power up until the first a/d conversion cycle is completed. diode faults are not reported while txdisable is asserted. temperature compensation since the performance characteristics of laser diodes and photodiodes change with operating temperature, the MIC3000 provides a facility for temperature compensation of the a.p.c. loop setpoint, laser modulation current, bias current fault comparator threshold, and bias current high alarm flag thresh- old. temperature compensation is performed using a look-up table (lut) that stores values corresponding to each mea- sured temperature over a 128c span. four identical tables reside at serial address a4 h as summarized in table 11. the range of temperatures spanned by the tables is program- mable via the lutoff register. each table entry is a signed twos complement number that is used as an offset to the parameter being compensated. the default value of all table entries is zero, giving a flat response. the a/d converter reports a new temperature sample each t conv . this occurs at roughly 10hz. to prevent temperature oscillation due to thermal or electrical noise, sixteen succes- sive temperature samples are averaged together and used to index the luts. temperature compensation results are therefore updated at 16 t conv intervals, or about 1.6 sec- onds. this can be expressed as shown in equation5. t tt t t 16 compm nn1n2 n15 = + + +??? ++ + (5) each time an updated average value is acquired, a new offset value for the apc setpoint is read from the corresponding look-up table (see table 12) and transferred to the apc circuitry. this is illustrated in equation 6. in a same way, new offset values are taken from similar look-up tables (see table 13 and table 14), added to the nominal values and trans- ferred into the modulation and fault comparator dacs. the bias current high alarm threshold, is compensated using a fourth look-up table (see table 15). this compensation happens internally and does not affect any host-accessible registers. counter t flttmr flttmr saturation_faul t saturation detector v comp 5% v dda 95% v dda v dda figure 9. saturation detector fltdac losflt oemcfg3 los dis cntrl los v rx rxlo s v dda figure 10. rxlos comparator logic
MIC3000 micrel m9999-101204 22 october 2004 apcset apcsetx apclut t apcset apcsetx apclut max apcset apcsetx apclut min m compm table min t table max m t table max m t table min compm comp comp =+ =+ =+ ? > < () () () __ _ _ (6) if the measured temperature is greater than the maximum table value, the highest value in each table is used. if the measured temperature is less than the minimum, the mini- mum value is used. hysteresis is employed to further en- hance noise immunity and prevent oscillation about a table threshold. each table entry spans two degrees c. the table index will not change unless the new temperature average results in a table index beyond the midpoint of the next entry in either direction. there is therefore 2 to 3c of hysteresis on temperature compensation changes. the table index will never oscillate due to quantization noise as the hysteresis is much larger than 1|2 lsb. byte addresses function 00h?3fh apc look-up table 40h?7fh i mod look-up table 80h?bfh iflt look-up table c0h?ffh bias high alar m look-up table table 11. temperature compensation look-up tables, serial address i2cadr + 4 h
october 2004 23 m9999-101204 MIC3000 micrel temperature register address table offset offset (c) 00 h 0 0 1 01h 1 2 3 02h 2 4 5 3eh 62 124 125 3fh 63 126 127 table 12. apc temperature compensation look-up table, serial address i2cadr+4 h temperature register address table offset offset (c) 40 h 0 0 1 41h 1 2 3 42h 2 4 5 7eh 62 124 125 7fh 63 126 127 table 13. v mod temperature- compensation look-up table, serial address i2cadr+4 h temperature register address table offset offset (c) 80 h 0 0 1 81h 1 2 3 82h 2 4 5 beh 62 124 125 bfh 63 126 127 table 14. i bias comparator temperature compensation look-up table, serial address i2cadr+4 h temperature register address table offset offset (c) co h 0 0 1 c1h 1 2 3 c2h 2 4 5 feh 62 124 125 ffh 63 126 127 table 15. bias current high alarm temperature compensation table, serial address i2cadr+4 h
MIC3000 micrel m9999-101204 24 october 2004 the lutoff register determines the range of measured temperatures that are actually spanned by the tables. the temperature span of the tables versus the value of lutoff is given in table 16. temperature span lutoff t comp (min) ? t comp (max) 00h 0c to +127c 01h ?2c to +125c 02h ?4c to +123c 0fh ?30c to +97c table 16. range of temperature compensation tables vs. lutoff the internal state machine calculates a new table index each time a new average temperature value becomes available. this table index is derived from the average temperature value and lutoff. the table index is then converted into a table address for each of the four look-up tables. these operations can be expressed as: i ndex t 2 lutof f avg n =+ () (7) where tavg(n) is the current average temperature; and table address index base address __ =+ where base_address is the physical base address of each table, i.e., 00 h , 40 h , 80 h , or c0 h (all tables reside in the i2cadr+4 page of memory). at any given time, the current table index can be read in the lutindx register. figures 11 and 12 illustrate the operation of the temperature compensation tables. figure 11 is a graphical illustration of the use of the lutoff register to control the temperature range spanned by the temperature compensation tables. note that, if the lutindx becomes greater than 63 or less than zero, the maximum or minimum table value is used, respectively. the tables do not ?roll over.? +127 ?28 063 lut(lutindx) (a) +127 ?28 0 +127? +113? ?0? lut(t), lutoff=07 h (c) +127 ?28 0 +127? ?0? lut(t), lutoff=0 ( b) +127 ?28 0 +127 c +98? ?0? lut(t), lutoff=0f h (d) figure 11. examples of lutoff operation
october 2004 25 m9999-101204 MIC3000 micrel +127 ?28 063 lut(lutindx) (a) +127 0 +127? ?0? ( b) +98? +34? +127 0 +127? ?0? (c) +98? +34? +127 0 +127 c ?0? lutoff = 0f h apcsel = 00 h (d) +98? +34? apcset0 = 64 apcset0 = 92 apcset0 = 128 figure 12. temperature compensation examples figure 12 llustrates that the table values are used as offsets to the nominal value of the parameter in question. apcset is used as an example, but all four tables function identically. note that the shape and magnitude of the compensation curve do not change as the nominal value changes.
MIC3000 micrel m9999-101204 26 october 2004 event condition MIC3000 response temperature high alarm temp > tmax set alarm0[7] temperature low alarm temp < tmin set alarm0[6] voltage high alarm vin > vmax set alarm0[5] voltage low alarm vin < vmin set alarm0[4] tx bias high alarm ibias > ibmax set alarm0[3] tx bias low alarm ibias < ibmin set alarm0[2] tx power high alarm txop > txmax set alarm0[1] tx power low alarm txop < txmin set alarm0[0] rx power high alarm rxop > rxmax set alarm1[7] rx power low alarm rxop < rxmin set alarm1[6] temperature high warning temp > thigh set warn0[7] temperature low warning temp < tlow set warn0[6] voltage high warning vin > vhigh set warn0[5] voltage low warning vin < vlow set warn0[4] tx bias high warning ibias > ibhigh set warn0[3] tx bias low warning ibias < iblow set warn0[2] tx power high warning txop > txhigh set warn0[1] tx power low warning txop < txlow set warn0[0] rx power high warning rxop > rxhigh set warn1[7] rx power low warning rxop < rxlow set warn1[6] table 17. MIC3000 events alarms and warning flags there are twenty different conditions that will cause the MIC3000 to set one of the bits in the warnx or alarmx registers. these conditions are listed in table 17. the less critical of these events generate warning flags by setting a bit in warn0 or warn1. the more critical events cause bits to be set in alarm0 or alarm1. an event occurs when any alarm or warning condition be- comes true. each event causes its corresponding status bit in alarm0, alarm1, warn0, or warn1 to be set. this action cannot be masked by the host. the status bit will remain set until the host reads that particular status register, a power on-off cycle occurs, or the host toggles txdisable. if txdisable is asserted at any time during normal opera- tion, a/d conversions continue. the a/d results for all param- eters will continue to be reported. all events will be reported in the normal way. if they have not already been individually cleared by read operations, when txdisable is deasserted, all status registers will be cleared. control and status i/o the logic for the transceiver control and status i/o is shown schematically in figure 13. note that the internal drivers on rxlos, rate_select, and txfault are all open-drain. these signals may be driven either by the internal logic or external drivers connected to the corresponding MIC3000 pins. in any case, the signal level appearing at the pins of the MIC3000 will be reported in the control register status bits. note that the control bits for tx_disable and rate_select and the status bits for txfault and rxlos do not meet the timing requirements specified in the sfp msa or the gbic specification, revision 5.5 (sff-8053) for the hardware sig- nals. the speed of the serial interface limits the rate at which these functions can be manipulated and/or reported. the response time for the control and status bits is given in the ?electrical characteristics? section.
october 2004 27 m9999-101204 MIC3000 micrel d4 d5 d6 d3 d2 d1 d 0 d7 rxlos txfault ild & tx fault comparators rxlos fault comparator rsout rsin l aser_shutdown txdisable figure 13. control and status i/o logic 90% of nominal output 10% of nominal output txdisable t ransmitter output txfault t off t on figure 14. transmitter on-off timing t init t por vdd txfault txdisable t ransmitter output 90% nominal outp ut figure 15. initialization timing with txdisable asserted system timing the timing specifications for MIC3000 control and status i/o are given in the ?electrical characteristics? section.
MIC3000 micrel m9999-101204 28 october 2004 t init vdd txfault txdisable t ransmitter output 90% nominal outp ut figure 16. initialization timing, txdisable not asserted loss of signal rxlos t ransmitter output t loss_on t loss_off figure 17. loss-of-signal (los) timing o ccurance of fault txfault t ransmitter output t fault 10% of nominal output figure 18. transmit fault timing
october 2004 29 m9999-101204 MIC3000 micrel txdisable txfault t ransmitter output t reset t init 90% of nominal output figure 19. successfully clearing a fault condition txdisable txfault t ransmitter output t fault t init 10% of nominal output t reset fault condition figure 20. unsuccessful attempt to clear a fault
MIC3000 micrel m9999-101204 30 october 2004 warm resets the MIC3000 can be reset to its power-on default state during operation by setting the reset bit in oemcfg0. when this bit is set, txfault and rxlos will be deasserted, all registers will be restored to their normal power-on default values, and any a/d conversion in progress will be halted and the results discarded. the state of the MIC3000 following this operation is indistinguishable from a power-on reset. power-on hour meter the power-on hour meter logs operating hours using an internal real-time clock and stores the result in nvram. the hour count is incremented at ten-hour intervals in the middle of each interval. the first increment therefore takes place five hours after power-on. time is accumulated whenever the MIC3000 is powered. the hour meter?s timebase is accurate to 5% over all MIC3000 operating conditions. the counter is capable of storing counts of more than thirty years, but is ultimately limited by the write-cycle endurance of the non- volatile memory. this implies a range of at least twenty years. power-on hour result format high byte, pohh low byte, pohl error flag elapsed time / 10 hours, msb?s elapsed time / 10 hours, lsb?s msb lsb table 18. power-on hour meter result format function description control register(s) analog loop-back provides analog visibility of op-amp and dac outputs via the adc oemcfg0 fault comparator disable control disables the fault comparator oemcal0 fault comparator spin-on-channel mode selects a single fault comparator channel oemcal0 fault comparator output read-back allows host to read individual fault comparator outputs oemrd rsout, /int read-back allows host to read the state of these pins oemrd inhibit eeprom write cycles speeds repetitive writes to registers backed up by nvram oemcal0 apc calibration mode allows direct writes to moddac and apcdac oemcal0 (temperature compensation not used) continuity checking forcing of rxlos, txfault, /int oemcal0 halt a/d stops a/d conversions; adc in one-shot mode oemcal1 adc idle flag indicates adc status oemcal1 a/d one-shot mode performs a single a/d conversion on the selected input channel oemcal1 a/d spin-on-channel mode selects a single input channel oemcal1 channel selection selects adc or fault comparator channel for spin-on-channel modes oemcal1 lut index read-back permits visibility of the lut index calculated by the state-machine lutindx manufacturer and device id registers facilitates presence detection and version control mfg_id, dev_id table 19. test and diagnostic features actual results will depend upon the operating conditions and write-cycle endurance of the part in question. two registers, pohh and pohl, contain a 15-bit power-on hour measurement and an error flag, pohflt. great care has been taken to make the MIC3000?s hour meter immune to data corruption and to insure that valid data is maintained across power cycles. the hour meter employs multiple data copies and error correction codes to maintain data validity. this data is stored in the pohdata registers. if pohflt is set, however, the power-on hour meter data has been cor- rupted and should be ignored. it is recommended that a two-byte (or more) sequential read operation be performed on pohh and pohl to insure coher- ency between the two registers. these registers are acces- sible by the oem using a valid oem password. the only operation that should be performed on these registers is to clear the hour meters initial value, if necessary, at the time of product shipment. the hour meter result may be cleared by setting all eight pohdata bytes to 00 h . test and calibration features numerous features are included in the MIC3000 to facilitate development, testing, and diagnostics. these features are available via registers in the oem area. as shown in table19, these features include:
october 2004 31 m9999-101204 MIC3000 micrel serial port operation the MIC3000 uses standard write_byte, read_byte, and read_word operations for communication with its host. it also supports page_write and sequential_read transac- tions. the write_byte operation involves sending the device?s slave address (with the r/w bit low to signal a write opera- tion), followed by the address of the register to be operated upon and the data byte. the read_byte operation is a composite write and read operation: the host first sends the device?s slave address followed by the register address, as in a write operation. a new start bit must then be sent to the MIC3000, followed by a repeat of the slave address with the r/w bit (lsb) set to the high (read) state. the data to be read from the part may then be clocked out. a read_word is similar, but two successive data bytes are clocked out rather than one. these protocols are shown in figure 21 to 24. the MIC3000 will respond to up to four sequential slave addresses depending upon whether it is in oem or user mode. a match between one of the MIC3000?s addresses and the address specified in the serial bit stream must be made to initiate communication. the MIC3000 responds to slave addresses a0 h and a2 h in user mode; it also responds to a4 h and a6 h in oem mode (assuming i2cadr = ax h ). page writes to increase the speed of multi-byte writes, the MIC3000 allows up to four consecutive bytes (one page) to be written before the internal write cycle begins. the entire non-volatile memory array is organized into four-byte pages. each page begins on a register address boundary where the last two bits of the address are 00 b . thus the page is composed of any four consecutive bytes having the addresses xxxxxx00 b , xxxxxx01 b , xxxxxx10 b , and xxxxxx11 b . the page write sequence begins just like a write_byte operation with the host sending the slave address, r/w bit low, register address, etc. after the first byte is sent the host should receive an acknowledge. up to three more bytes can be sent in sequence. the MIC3000 will acknowledge each one and increment its internal address register in anticipation of the next byte. after the last byte is sent, the host issues a stop. the MIC3000?s internal write process then begins. if more than four bytes are sent, the MIC3000?s internal ad- dress counter wraps around to the beginning of the four-byte page. to accelerate calibration and testing, nvram write cycles can be disabled completely by setting the wrinh bit in oemcal0. writes to registers that do not have nvram backup will not incur write-cycle delays when writes are inhibited. write operations on registers that exist only in nvram will still incur write cycle delays. s1010 000 0axxxxxxxxa d4 d5 d6 d3 d2 d1 d0 d7 /a p MIC3000 slave address data clk register address data byte to MIC3000 start stop r/w = write acknowledge acknowledge not acknowledge master to slave transfer, i.e., data driven by master. slave to master transfer, i.e., data driven by slave. figure 21. write byte protocol s1010000 xxa0 0a0 0xxxxxxas1 1 1 00 x x x xxxx a x /a p MIC3000 slave address data clk register address MIC3000 slave address data read from MIC3000 start start stop r/w = write r/w = read acknowledge acknowledge acknowledge not acknowledge master to slave transfer, i.e., data driven by master. slave to master transfer, i.e., data driven by slave. figure 22. read byte protocol s1010 000 0a000000xxa MIC3000 slave address data clk register address start r/w = write acknowledge acknowledge s1010 000 1a a d3 d4 d5 d2 d1 d0 d7 d6 d7 /a p d6 d5 d4 d3 d2 d1 d0 MIC3000 slave address high-order byte from MIC3000 low-order byte from MIC3000 start stop r/w = read acknowledge acknowledge not acknowledge master-to-slave tranfer, i.e., data driven by master. slave-to-master transfer, i.e.,data driven by slave. figure 23. read_word protocol
MIC3000 micrel m9999-101204 32 october 2004 acknowledge polling the MIC3000?s non-volatile memory cannot be accessed during the internal write process. to allow for maximum speed bulk writes, the MIC3000 supports acknowledge poll- ing. the MIC3000 will not acknowledge serial bus transac- tions while internal writes are in progress. the host may therefore monitor for the end of the write process by periodi- cally checking for an acknowledgement. write protection and data security oem password a password is required to access the oem areas of the MIC3000, specifically the non-volatile memory, look-up tables, and registers at serial addresses a4 h and a6 h . a four-byte field, oempwset, at serial address a6 h is used for setting the oem password. the oem password is set by writing oempwset with the new value. the password comparison is performed following the write to the msb of the oempw, address 7b h at serial address a2 h . therefore, this byte must be written last! a four-byte burst-write sequence to address 78 h may be used as this will result in the msb being written last. the new password will not take effect until after a power-on reset occurs or a warm reset is performed using the rst bit in oemcfg0. this allows the new password to be verified before it takes effect. the corresponding four-byte field for password entry, oempw, is located at serial address a2 h . this field is therefore always visible to the host system. oempw is compared to the four- byte oempwset field at serial address a6 h . if the two fields match, access is allowed to the oem areas of the MIC3000 non-volatile memory at serial addresses a4 h and a6 h . if oempwset is all zeroes, no password security will exist. the value in oempw will be ignored. this helps prevent a deliberately unsecured MIC3000 from being inadvertently locked. once a valid password is entered, the MIC3000 oem areas will be accessible. the oem areas may be re-secured d7 d6 d5 d4 d3 d2 d1 d0 a d4 d5 d6 d3 d2 d1 d0 d7 /a p 3rd data byte to MIC3000 4th data byte to MIC3000 stop r/w = read acknowledge not acknowledge master to slave transfer, i.e., data driven by master. slave to master transfer, i.e., data driven by slave. ? ? ? ? ? ? ? ? s1010 000 0axxxxxxxxa MIC3000 slave address data clk register address start r/w = write acknowledge acknowledge d7 d6 d5 d4 d3 d2 d1 d0 a d3 d4 d5 d2 d1 d0 d6 d7 1st data byte to MIC3000 2nd data byte to MIC3000 acknowledge figure 24. four-byte page_write protocol by writing an incorrect password value at oempw, e.g., all zeroes. in all cases oempw must be written lsb first through msb last. the oem areas will be inaccessible following the final write operation to oempw?s lsb. the oempw field is reset to all zeros at power on. any values written to these locations will be readable by the host regard- less of the locked/unlocked status of the device. if oempwset is set to zero (00000000 h ), the MIC3000 will remain unlocked regardless of the contents of the oempw field. this is the factory default security setting. note: a valid oem password allows access to the oem and user areas of the chip, i.e., the entire memory map, regard- less of any user password that may be in place. once the oem areas are locked, the user password can provide access and write protection for the user areas. user password a password is required to access the user areas of the MIC3000, specifically the non-volatile memory at serial ad- dresses a0 h and a2 h . a one-byte field, usrpwset at serial address a2 h is used for setting the user password. usrpwset is compared to the usrpw field at serial address a2 h . if the two fields match, access is allowed to the user areas of the MIC3000 non-volatile memory at serial addresses a0 h and a2 h .the user password is set by writing usrpwset with the new value. the new password will not take effect until after a power-on reset occurs or a warm reset is performed using the rst bit in oemcfg0. this allows the new password to be verified before it takes effect. note: a valid oem password allows access to the oem and user areas of the chip, i.e., the entire memory map, regard- less of any user password that may be in place. once the oem areas are locked, the user password can provide access and write protection for the user areas. if a valid oem password is in place, the user password will have no effect.
october 2004 33 m9999-101204 MIC3000 micrel detailed register descriptions note: serial bus addresses shown assume that i2cadr = ax h . alarm threshold registers temperature high alarm threshold msb (tmaxh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0c) serial address a2 h = 1010001 b byte address 00 = 00 h each lsb represents one degree centigrade. this register is to be used in conjunction with tmaxl to yield a sixteen- bit temperature value. the value in this register is uncalibrated. the value in tmaxh is compared against temph. alarm bit ax is set if temph > tmaxh. temperature high alarm threshold lsb (tmaxh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0c) serial address a2 h = 1010001 b byte address 01 = 01 h this register is to be used in conjunction with tmaxh to yield a sixteen-bit temperature value. the value in tmaxh is compared against temph. alarm bit ax is set if tmaxh > temph. since templ is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff-8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits. temperature low alarm threshold msb (tminh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0c) serial address a2 h = 1010001 b byte address 02 = 02 h each lsb represents one degree centigrade. this register is to be used in conjunction with tminl to yield a sixteen-bit temperature value. the value in tminh is compared against temph. alarm bit ax is set if temph < tminh. temperature low alarm threshold lsb (tminl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0c) serial address a2 h = 1010001 b byte address 03 = 03 h this register is to be used in conjunction with tminh to yield a sixteen-bit temperature value. the value in tminh is compared against temph. alarm bit ax is set if temph < tminh. since templ is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff-8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits.
MIC3000 micrel m9999-101204 34 october 2004 voltage high alarm threshold msb(vmaxh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0v) serial address a2 h = 1010001 b byte address 08 = 08 h each lsb represents 25.6mv. this register is to be used in conjunction with vmaxl to yield a sixteen-bit value. the value in tminh is compared against vinh. alarm bit ax is set if vinh > vmaxh. voltage high alarm threshold lsb(vmaxl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0v) serial address a2 h = 1010001 b byte address 09 = 09 h each lsb represents 100 v. this register is to be used in conjunction with vinh to yield a sixteen-bit value. the value in vmaxh is compared against vinh. alarm bit ax is set if vinh > vmaxh. since vinl is always zero, it is recom- mended that this register always be programmed to zero. this register is provided for compliance with sff-8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits. voltage low alarm threshold msb (vminh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0v) serial address a2 h = 1010001 b byte address 10 = 0a h each lsb represents 25.6mv. this register is to be used in conjunction with vminl to yield a sixteen-bit value. the value in this register is uncalibrated. the value in vminh is compared against vinh. alarm bit ax is set if vinhMIC3000 when doing threshold comparisons and setting alarm or warning bits.
october 2004 35 m9999-101204 MIC3000 micrel bias current high alarm threshold msb (imaxh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0ma) serial address a2 h = 1010001 b byte address 16 = 10 h this register is to be used in conjunction with imaxl to yield a sixteen-bit value. the value in this register is uncalibrated. the value in imaxh is compared against ildh. alarm bit ax is set if ildh > imaxh. bias current high alarm threshold lsb (imaxl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0ma) serial address a2 h = 1010001 b byte address 17 = 11 h each lsb represents 2 a. this register is to be used in conjunction with imaxh to yield a sixteen-bit value. the value in this register is uncalibrated. the value in imaxh is compared against ildh. alarm bit ax is set if ildh > imaxh. since ildl is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff-8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits. bias current low alarm threshold msb (iminh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0ma) serial address a2 h = 1010001 b byte address 18 = 12 h this register is to be used in conjunction with iminl to yield a sixteen-bit value. the value in this register is uncalibrated. the value in iminh is compared against ildh. alarm bit ax is set if ildh < iminh. bias current low alarm threshold lsb (iminl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0ma) serial address a2 h = 1010001 b byte address 19 = 13 h each lsb represents 2 a. this register is to be used in conjunction with iminh to yield a sixteen-bit value. the value in this register is uncalibrated. the value in iminh is compared against ildh. alarm bit ax is set if ildh < iminh. since ildl is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff-8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits.
MIC3000 micrel m9999-101204 36 october 2004 tx optical power high alarm msb (txmaxh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 24 = 18 h each lsb represents 25.6 w. this register is to be used in conjunction with txopl to yield a sixteen-bit value. the values in txoph:txopl are in an unsigned binary format. the value in this register is uncalibrated. the value in txmaxh is compared against txoph. alarm bit ax is set if txoph > txmaxh. tx optical power high alarm lsb (txmaxl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 25 = 19 h each lsb represents 0.1 w. this register is to be used in conjunction with txmaxh to yield a sixteen-bit value. the values in txoph:txopl are in an unsigned binary format. the value in this register is uncalibrated. the value in txmaxh is compared against txoph. alarm bit ax is set if txoph > txmaxh. since txopl is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff- 8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits. tx optical power low alarm msb (txminh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 26 = 1a h each lsb represents 25.6 w. this register is to be used in conjunction with txminl to yield a sixteen-bit value. the values in txminh:tminl are in an unsigned binary format. the value in this register is uncalibrated. the value in txminh is compared against txoph. alarm bit ax is set if txoph < txminh. tx optical power low alarm lsb (txminl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 27 = 1b h each lsb represents 0.1 w. this register is to be used in conjunction with txminh to yield a sixteen-bit value. the values in txoph:txopl are in an unsigned binary format. the value in this register is uncalibrated. the value in txminh is compared against txoph. alarm bit ax is set if txoph < txminh. since txopl is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff- 8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits.
october 2004 37 m9999-101204 MIC3000 micrel rx optical power high alarm threshold msb (rxmaxh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 32 = 20 h each lsb represents 25.6 w. this register is to be used in conjunction with rxmaxl to yield a sixteen-bit value. the value in this register is uncalibrated. the value in rxmaxh is compared against rxoph. alarm bit ax is set if rxoph > rxmaxh. rx optical power high alarm threshold lsb (rxmaxl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 33 = 21 h each lsb represents 0.1 w. this register is to be used in conjunction with rxmaxh to yield a sixteen-bit value. the values in rxmaxh:rxmaxl are in an unsigned binary format. the value in this register is uncalibrated. the value in rxmaxh is compared against rxoph. alarm bit ax is set if rxoph > rxmaxh. since rxopl is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff- 8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits. rx optical power low alarm threshold msb (rminh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 34 = 22h each lsb represents 25.6 w. this register is to be used in conjunction with rxminl to yield a sixteen-bit value. the value in this register is uncalibrated. the value in rxminh is compared against rxoph. alarm bit ax is set if rxoph < rxminh. rx optical power low alarm threshold lsb (rminl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 35 = 23 h each lsb represents 0.1 w. this register is to be used in conjunction with rxminh to yield a sixteen-bit value. the values in rxminh:rxminl are in an unsigned binary format. the value in this register is uncalibrated. the value in rxminh is compared against rxoph. alarm bit ax is set if rxoph < rxminh. since rxopl is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff- 8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits.
MIC3000 micrel m9999-101204 38 october 2004 warning threshold registers temperature high warning threshold msb (thighh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0c) serial address a2 h = 1010001 b byte address 04 = 04 h each lsb represents one degree centigrade. this register is to be used in conjunction with thighl to yield a sixteen- bit temperature value. the value in this register is uncalibrated. the value in thighh is compared against temph. warning bit wx is set if temph > thighh. temperature high warning threshold lsb (thighl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0c) serial address a2 h = 1010001 b byte address 05 = 05 h this register is to be used in conjunction with thighh to yield a sixteen-bit temperature value. the value in this register is uncalibrated. the value in thighh is compared against temph. warning bit wx is set if thighh > temph. since templ is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff-8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits. temperature low warning threshold msb (tlowh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0c) serial address a2 h = 1010001 b byte address 06 = 06 h each lsb represents one degree centigrade. this register is to be used in conjunction with tlowl to yield a sixteen- bit temperature value. the value in this register is uncalibrated. the value in tlowh is compared against temph. warning bit wx is set if temph < tlowh. temperature low warning threshold lsb (tlowl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0c) serial address a2 h = 1010001 b byte address 07 = 07 h this register is to be used in conjunction with tlowh to yield a sixteen-bit temperature value. the value in this register is uncalibrated. the value in tlowh is compared against temph. warning bit wx is set if temph < tlowh. since templ is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff-8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits.
october 2004 39 m9999-101204 MIC3000 micrel voltage high warning threshold msb (vhighh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0v) serial address a2 h = 1010001 b byte address 12 = 0c h each lsb represents 25.6mv. this register is to be used in conjunction with vhighl to yield a sixteen-bit value. the value in this register is uncalibrated. the value in vhighh is compared against vinh. warning bit wx is set if vinh > vhighh. votage high warning threshold lsb (vhighl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0v) serial address a2 h = 1010001 b byte address 13 = 0d h each lsb represents 100 v. this register is to be used in conjunction with vhighh to yield a sixteen-bit value. the value in vhighh is compared against vinh. warning bit wx is set if vinh > vhighh. since vinl is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff- 8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits. votage low warning threshold msb (vlowh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0v) serial address a2 h = 1010001 b byte address 14 = 0e h each lsb represents 25.6mv. this register is to be used in conjunction with vlowl to yield a sixteen-bit value. the value in this register is uncalibrated. the value in vlowh is compared against vinh. warning bit wx is set if vinh < vlowhh. voltage low warning threshold lsb (vlowl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0v) serial address a2 h = 1010001 b byte address 15 = 0f h each lsb represents 100 v. this register is to be used in conjunction with vlowh to yield a sixteen-bit value. the value in vlowh is compared against vinh. warning bit wx is set if vinh < vlowh. since vinl is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff- 8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits.
MIC3000 micrel m9999-101204 40 october 2004 bias current high warning threshold msb (ihighh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0ma) serial address a2 h = 1010001 b byte address 20= 14 h this register is to be used in conjunction with ihighl to yield a sixteen-bit value. the value in this register is uncalibrated. the value in ihighh is compared against ildh. warning bit wx is set if ildh > ihighh. bias current high warning threshold lsb (ihighl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0ma) serial address a2 h = 1010001 b byte address 21= 15 h each lsb represents 2 a. this register is to be used in conjunction with ihighh to yield a sixteen-bit value. the value in this register is uncalibrated. the value in ihighh is compared against ildh. warning bit wx is set if ildh > ihighh. since ildl is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff-8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits. bias current low warning threshold msb (ilowh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0ma) serial address a2 h = 1010001 b byte address 22= 16 h this register is to be used in conjunction with ilowl to yield a sixteen-bit value. the value in this register is uncalibrated. the value in ilowh is compared against ildh. warning bit wx is set if ildh < ilowh. bias current low warning threshold lsb (ilowl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0ma) serial address a2 h = 1010001 b byte address 23= 17 h each lsb represents 2 a. this register is to be used in conjunction with ilowh to yield a sixteen-bit value. the value in this register is uncalibrated. the value in ilowh is compared against ildh. warning bit wx is set if ildh < ilowh. since ildl is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff-8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits.
october 2004 41 m9999-101204 MIC3000 micrel tx optical power high warning msb (txhighh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 28= 1c h each lsb represents 25.6 w. this register is to be used in conjunction with txhighl to yield a sixteen-bit value. the values in txhighh:txhighl are in an unsigned binary format. the value in this register is uncalibrated. the value in txhighh is compared against txoph. warning bit wx is set if txoph > txhighh. tx optical power high warning lsb (txhighl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 29= 1d h each lsb represents 0.1 w. this register is to be used in conjunction with txhighh to yield a sixteen-bit value. the values in txhighh:txhighl are in an unsigned binary format. the value in this register is uncalibrated. the value in txhighh is compared against txoph. warning bit wx is set if txoph > txhighh. since txopl is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff- 8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning b. tx optical power low warning msb (tlowh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 30 = 1e h each lsb represents 25.6 w. this register is to be used in conjunction with txlowl to yield a sixteen-bit value. the values in txlowh:tlowl are in an unsigned binary format. the value in this register is uncalibrated. the value in txlowh is compared against txoph. warning bit wx is set if txoph < txlowh. tx optical power low warning lsb (tlowl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 31 = 1f h each lsb represents 0.1 w. this register is to be used in conjunction with txlowh to yield a sixteen-bit value. the values in txlowh:txlowl are in an unsigned binary format. the value in this register is uncalibrated. the value in txlowh is compared against txoph. warning bit wx is set if txoph < txlowh. since txopl is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff- 8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits.
MIC3000 micrel m9999-101204 42 october 2004 rx optical power high warning threshold msb (rxhighh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 36 = 24 h each lsb represents 25.6 w. this register is to be used in conjunction with rxhighl to yield a sixteen-bit value. the value in this register is uncalibrated. the value in rxhighh is compared against rxoph. warning bit wx is set if rxoph > rxhighh. rx optical power high warning threshold lsb (rxhighl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 37 = 25 h each lsb represents 0.1 w. this register is to be used in conjunction with rxhighh to yield a sixteen-bit value. the values in rxhighh:rxhighl are in an unsigned binary format. the value in this register is uncalibrated. the value in rxhighh is compared against rxoph. warning bit wx is set if rxoph > rxhighh. since rxopl is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff- 8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits. rx optical power low warning threshold msb (rxlowh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 38 = 26 h each lsb represents 25.6 w. this register is to be used in conjunction with rxlowl to yield a sixteen-bit value. the value in this register is uncalibrated. the value in rxlowh is compared against rxoph. warning bit wx is set if rxoph < rxlowh. rx optical power low warning threshold lsb (rxlowl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 39 = 27 h each lsb represents 0.1 w. this register is to be used in conjunction with rxlowh to yield a sixteen-bit value. the values in rxlowh:rxlowl are in an unsigned binary format. the value in this register is uncalibrated. the value in rxlowh is compared against rxoph. warning bit wx is set if rxoph < rxlowh. since rxopl is always zero, it is recommended that this register always be programmed to zero. this register is provided for compliance with sff- 8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits.
october 2004 43 m9999-101204 MIC3000 micrel checksum (chksum) checksum of bytes 0 - 94 at serial address a2h d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (0c) serial address a2 h = 1010001 b byte address 95 = 5f h this register is provided for compliance with sff-8472. it is implemented as general-purpose non-volatile memory. read/write access is possible whenever a valid oem password has been entered. chksum is read-only in user mode.
MIC3000 micrel m9999-101204 44 october 2004 adc result registers temperature result msb (temph) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read-only read-only read-only read-only read-only read-only read-only read-only default value 0000 0000 b = 00 h (0c) (1) serial address a2 h = 1010001 b byte address 96 = 60 h each lsb represents one degree centigrade. this register is to be used in conjunction with templ to yield a sixteen- bit temperature value. the value in this register is uncalibrated. the host should process the results using the scale factor and offset provided. see the external calibration section. temperature result lsb (templ) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read-only read-only read-only read-only read-only read-only read-only read-only default value 0000 0000 b = 00 h (0c) serial address a2 h = 1010001 b byte address 97 = 61 h this register is to be used in conjunction with temph to yield a sixteen-bit temperature value. the value in this register is uncalibrated. the host should process the results using the scale factor and offset provided. see the external calibration section. in the MIC3000, this register will always return zero. this register is provided for compliance with sff-8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits. voltage msb (vinh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read-only read-only read-only read-only read-only read-only read-only read-only default value 0000 0000 b = 00 h (0v) (2) serial address a2 h = 1010001 b byte address 98 = 62 h each lsb represents 25.6mv. this register is to be used in conjunction with vinl to yield a sixteen-bit value. the values in vinh:vlnl are in an unsigned binary format. the value in this register is uncalibrated. the host should process the results using the scale factor and offset provided. see the external calibration section. voltage lsb (vinl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read-only read-only read-only read-only read-only read-only read-only read-only default value 0000 0000 b = 00 h (0v) serial address a2 h = 1010001 b byte address 99 = 63 h each lsb represents 100 v. this register is to be used in conjunction with vinh to yield a sixteen-bit value. the values in vinh:vinl are in an unsigned binary format. the value in this register is uncalibrated. the host should process the results using the scale factor and offset provided. see the external calibration section. in the MIC3000, this register will always return zero. this register is provided for compliance with sff-8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits. notes: 1. temph will contain measured temperature data after the completion of one conversion. 2. vinh will contain measured data after one a/d conversion cycle.
october 2004 45 m9999-101204 MIC3000 micrel laser diode bias current msb (ildh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read-only read-only read-only read-only read-only read-only read-only read-only default value 0000 0000 b = 00 h (0ma) (3) serial address a2 h = 1010001 b byte address 100 = 64 h this register is to be used in conjunction with ildl to yield a sixteen-bit value. the values in ildh:ildl are in an un- signed binary format. the value in this register is uncalibrated. the host should process the results using the scale factor and offset provided. see the external calibration sections. laser diode bias current lsb (ildl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read-only read-only read-only read-only read-only read-only read-only read-only default value 0000 0000 b = 00 h (0ma) serial address a2 h = 1010001 b byte address 101 = 65 h each lsb represents 2 a. this register is to be used in conjunction with ildh to yield a sixteen-bit value. the values in ildh:ildl are in an unsigned binary format. the value in this register is uncalibrated. the host should process the results using the scale factor and offset provided. see the external calibration section. in the MIC3000, this register will always return zero. this register is provided for compliance with sff-8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits. transmitted optical power msb (txoph) (4) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read-only read-only read-only read-only read-only read-only read-only read-only default value 0000 0000 b = 00 h (0mw) (5) serial address a2 h = 1010001 b byte address 102 = 66 h each lsb represents 25.6 w. this register is to be used in conjunction with txopl to yield a sixteen-bit value. the values in txoph:txopl are in an unsigned binary format. the value in this register is uncalibrated. the host should process the results using the scale factor and offset provided. see the external calibration section. transmitted optical power lsb (txopl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read-only read-only read-only read-only read-only read-only read-only read-only default value 0000 0000 b = 00 h (0mw) serial address a2 h = 1010001 b byte address 103 = 67 h each lsb represents 0.1 w. this register is to be used in conjunction with txoph to yield a sixteen-bit value. the values in txoph:txopl are in an unsigned binary format. the value in this register is uncalibrated. the host should process the results using the scale factor and offset provided. see the external calibration section. in the MIC3000, this register will always return zero. this register is provided for compliance with sff-8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bitsection. notes: 3. ildh will contain measured data after one a/d conversion cycle. 4. the scale factor corresponding to the sense resistor used must be set in the configuration register. 5. txoph will contain measured data after one a/d conversion cycle.
MIC3000 micrel m9999-101204 46 october 2004 received optical power msb (rxoph) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read-only read-only read-only read-only read-only read-only read-only read-only default value 0000 0000 b = 00 h (0mw) (6) serial address a2 h = 1010001 b byte address 104 = 68 h each lsb represents 25.6 w. this register is to be used in conjunction with rxopl to yield a sixteen-bit value. the values in rxoph:rxopl are in an unsigned binary format. the value in this register is uncalibrated. the host should process the results using the scale factor and offset provided. see the external calibration section. received optical power lsb (rxopl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read-only read-only read-only read-only read-only read-only read-only read-only default value 0000 0000 b = 00 h (0mw) (6) serial address a2 h = 1010001 b byte address 105 = 69 h each lsb represents 0.1 w. this register is to be used in conjunction with rxoph to yield a sixteen-bit value. the values in rxoph:rxopl are in an unsigned binary format. the value in this register is uncalibrated. the host should process the results using the coefficients provided. see the external calibration section. in the MIC3000, this register will always return zero. this register is provided for compliance with sff-8472. it is not used by the MIC3000 when doing threshold comparisons and setting alarm or warning bits. control and status (cntrl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] txdis stxdis reserved rsel srsel xflt los por read only read/write read/write read/write read only read only read only default value 0000 0000 b = 00 h serial address a2 h = 1010001 b byte address 110 = 6e h bit(s) function operation d[7] txdis reflects the state of the txdisable pin 1 = disabled, 0 = enabled, read only. d[6] stxdis soft transmit disable 1 = disabled; 0 = enabled. d[5] d[5] reserved reserved - always write as zero. d[4] rsel reflects the state of the rsel pin 1 = high; 0 = low. d[3] srsel soft rate select 1 = high (2gbps); 0 = low (1gbps). d[2] txflt reflects the state of the txfault pin 1 = high (fault); 0 = low (no fault). d[1] los loss of signal. reflects the state of the los pin 1 = high (loss of signal); 0 = low (no loss of signal). d[0] por MIC3000 power-on status 0 = por complete, analog data ready; 1 = por in progress. notes: 6. rxoph will contain measured data after one a/d conversion cycle.
october 2004 47 m9999-101204 MIC3000 micrel alarm flags alarm register 0 (alarm0) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] a7 a6 a5 a4 a3 a2 a1 a0 read-only read-only read-only read-only read-only read-only read-only read-only default value 0000 0000 b = 00 h (no events pending) serial address a2 h = 1010001 b byte address 112 = 70 h the power-up default value is 00 h . following the first a/d conversion, however, any of the bits may be set depending upon the results. bit(s) function operation d[7] a7 high temperature alarm, temph > tmaxh. 1 = condition exists, 0 = normal/ok. d[6] a6 low temperature alarm, temph < tminh. 1 = condition exists, 0 = normal/ok. d[5] a5 high voltage alarm, vinh > vmaxh. 1 = condition exists, 0 = normal/ok. d[4] a4 low voltage alarm, vinh < vminh. 1 = condition exists, 0 = normal/ok. d[3] a3 high laser diode bias alarm, ibiash > imaxh. 1 = condition exists, 0 = normal/ok. d[2] a2 low laser diode bias alarm, ibiash < iminh. 1 = condition exists, 0 = normal/ok. d[1] a1 high transmit optical power alarm, 1 = condition exists, 0 = normal/ok. txoph > txmaxh. d[0] a0 low transmit optical power alarm, 1 = condition exists, 0 = normal/ok. txoph < txminh. alarm register 1 (alarm1) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] a15 a14 read-only read-only reserved reserved reserved reserved reserved reserved default value 0000 0000 b = 00 h (no events pending) serial address a2 h = 1010001 b byte address 113 = 71 h the power-up default value is 00 h . following the first a/d conversion, however, any of the bits may be set depending on the results. bit(s) function operation d[7] a15 high received power (overload) alarm, 1 = condition exists, 0 = normal/ok. rxoph > rxmaxh. d[6] a14 low received power (los) alarm, 1 = condition exists, 0 = normal/ok. rxoph < rxminh. d[5:0] reserved reserved - always write as zero.
MIC3000 micrel m9999-101204 48 october 2004 warning flags warning register 0 (warn0) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] w7 w6 w5 w4 w3 w2 w1 w0 read-only read-only read-only read-only read-only read-only read-only read-only default value 0000 0000 b = 00 h (no events pending) serial address a2 h = 1010001 b byte address 116 = 74 h the power-up default value is 00 h . following the first a/d conversion, however, any of the bits may be set depending upon the results. bit(s) function operation d[7] w7 high temperature warning, temph > thighh. 1 = condition exists, 0 = normal/ok. d[6] w6 low temperature warning, temph < tlowh. 1 = condition exists, 0 = normal/ok. d[5] w5 high voltage warning, vinh > vhighh. 1 = condition exists, 0 = normal/ok. d[4] w4 low voltage warning, vinh < vlowh. 1 = condition exists, 0 = normal/ok. d[3] w3 high laser diode bias warning, ibiash > ihighh. 1 = condition exists, 0 = normal/ok. d[2] w2 low laser diode bias warning, ibiash < ilowh. 1 = condition exists, 0 = normal/ok. d[1] w1 high transmit optical power warning, 1 = condition exists, 0 = normal/ok. txoph > txhighh. d[0] w0 low transmit optical power warning, 1 = condition exists, 0 = normal/ok. txoph < txlowh. warning register 1 (warn1) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] w15 w14 read-only read-only read-only read-only read-only read-only read-only read-only default value 0000 0000 b = 00 h (no events pending) serial address a2 h = 1010001 b byte address 117 = 75 h the power-up default value is 00 h . following the first a/d conversion, however, any of the bits may be set depending on the results. bit(s) function operation d[7] w15 received power high warning, 1 = condition exists, 0 = normal/ok. rxoph > rxhighh. d[6] w14 received power low warning, rxoph < rxminh. 1 = condition exists, 0 = normal/ok. d[5:0] reserved reserved - always write as zero.
october 2004 49 m9999-101204 MIC3000 micrel oem password entry (oempw) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h (reset to zero at power-on) serial address a2 h = 1010001 b byte address 120 ? 123 = 78 h - 7b h (msb is 7b h ) this four-byte field is for entry of the password required to access the oem area of the MIC3000?s memory and registers. a valid oem password will also permit access to the user areas of memory. the byte at address 123 (7b h ) is the most significant byte. this field is compared to the four-byte oempwset field at serial address a6h, bytes 12 to 15. if the two fields match, access is allowed to the oem areas of the MIC3000 non-volatile memory at serial ad- dresses a4 h and a6 h . the oem password is set by writing the new value into oempwset. the password compari- son is performed following the write to the msb, address 7b h . this byte must be written last! a four-byte burst-write sequence to address 78 h may be used as this will result in the msb being written last. the new password will not take effect until after a power-on reset occurs or a warm reset is performed using the rst bit in oemcfg0. this allows the new password to be verified before it takes effect. this field is reset to all zeros at power on. any values written to these locations will be readable by the host regardless of the locked/unlocked status of the device. if oempwset is set to zero (00000000 h ), the MIC3000 will remain unlocked regardless of the contents of the oempw field. this is the factory default security setting. byte weight 3 oem password entry, most significant byte (address = 7bh) 2 oem password entry, 2nd most significant byte (address = 7ah) 1 oem password entry, 2nd least significant byte (address = 79h) 0 oem password entry, least significant byte (address = 78h) user password setting (usrpwset) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a2 h = 1010001 b byte address 250 = fa h this register is for setting the password required to access the user area of the MIC3000?s memory and registers. this field is compared to the usrpw field at serial address a2 h , byte 251. if the two fields match, access is allowed to the user areas of the MIC3000 non-volatile memory at serial addresses a0h and a2h. if a valid user password has not been entered, writes to the serial id fields, usrctrl, and the user scratchpad areas of a0 h and a2 h will not be allowed, and usrpwset will be unreadable (returns all zeroes). a user password is set by writing the new value into usrpwset. the new password will not take effect until after a power-on reset occurs or a warm reset is performed using the rst bit in oemcfg0. this allows the new password to be verified before it takes effect. this register is non-volatile and will be maintained through power and reset cycles. a valid user or oem password is required for access to this register. otherwise, this register will read as 00 h . note: a valid oem password overrides the user password setting. if a valid oem password is currently in place, the user password will have no effect.
MIC3000 micrel m9999-101204 50 october 2004 user password (usrpw) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a2 h = 1010001 b byte address 251 = fb h user passwords are entered in this field. this field is compared to the usrpwset field at serial address a2 h , byte 250. if the two fields match, access is allowed to the user areas of the MIC3000 non-volatile memory at serial addresses a0 h and a2 h . if a valid user password has not been entered, writes to the serial id fields and user scratchpad areas of a0 h and a2 h will not be allowed and usrpwset will be unreadable (returns all zeroes). power-on hours msb (pohh) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read-only read/write read/write read/write read/write read/write read/write read/write poh fault flag (pohflt) default value 0000 0000 b = 00 h serial address a2 h = 1010001 b byte address 252 = fc h the lower seven bits of this register contain the most-significant bits of the 15-bit power-on hours measurement. pohflt is an error flag. the value in this register should be combined with the power-on hours, low byte, pohl, to yield the complete result. if pohflt is set, the power-on hour meter data has been corrupted and should be ignored. it is recommended that a two-byte (or more) sequential read operation be performed on pohh and pohl to insure coherency between the two registers. this register is non-volatile and will be maintained through power and reset cycle. bit(s) function operation d[7] power-on hours fault flag 1 = fault; 0 = no fault. d[6:0] power-on hours, high byte non-volatile. power-on hours lsb (pohl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write poh fault flag (pohflt) default value 0000 0000 b = 00 h serial address a2 h = 1010001 b byte address 253 = fd h this register contains the least-significant eight bits of the 15-bit power-on hours measurement. the value in this register should be combined with the power-on hours, high byte, pohh, to yield the complete result. if pohflt is set, the power-on hour meter data has been corrupted and should be ignored. it is recommended that a two-byte (or more) sequential read operation be performed on pohh and pohl to insure coherency between the two registers. this register is non-volatile and will be maintained through power and reset cycles.
october 2004 51 m9999-101204 MIC3000 micrel data ready flags (datardy) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] trdy vrdy irdy txrdy rxrdy read only read only read only read only read only reserved reserved reserved default value 0000 0000 b = 00 h serial address a2 h = 1010001 b byte address 254 = fe h when the a/d conversion for a given parameter is completed and the results available to the host, the corresponding data ready flag will be set. the flag will be cleared when the host reads the corresponding result register. bit(s) function operation d[7] trdy temperature data ready flag 0 = old data; 1 = new data ready d[6] vrdy voltage data ready flag 0 = old data; 1 = new data ready d[5] irdy bias current data ready flag 0 = old data; 1 = new data ready d[4] txrdy transmit power data ready flag 0 = old data; 1 = new data ready d[3] rxrdy receive power data ready flag 0 = old data; 1 = new data ready d[2:0] reserved reserved user control register (usrctl) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] porm pors ie apcsel reserved read/write read only read/write read/write read/write reserved reserved default value 0010 0000 b = 20 h serial address a2 h = 1010001 b byte address 255 = ff h this register provides for control of the nominal apc setpoint and management of interrupts by the end-user. apcsel[1:0] select which of the apc setpoint registers, apcset0, apcset1, or apcset2 are used as the nominal automatic power control setpoint. ie must be set for any interrupts to occur. if porm is set, the power-on event will generate an interrupt and warm resets using rst will not generate a por interrupt. when a power-on interrupt occurs, assuming porm=1, pors will be set. pors will be cleared and the interrupt output de-asserted when usrctl is read by the host. if ie is set while / int is asserted, /int will be de-asserted. the host must still clear the various status flags by reading them. if porm is set following the setting of pors, pors will remain set, and /int will not be de-asserted, until usrctl is read by the host. porm, ie, and apcsel are non-volatile and will be maintained through power and reset cycles. a valid user password is required for access to this register. bit function operation d[7] reserved always write as zero; reads undefined. d[6] porm power-on interrupt mask 1 = por interrupts enabled; 0 = disabled; read/write; non-volatile. d[5] pors power-on interrupt flag 1 = por interrupt occurred; 0 = no por interrupt; read-only. d[4] ie global interrupt enable 1 = enabled; 0 = disabled; read/write; non-volatile. d[3:2] apcsel selects apc setpoint register 00 = apcset0, 01 = apcset1, 10 = apcset2; 11 = reserved; read/write; non-volatile. d[1:0] reserved always write as zero; reads undefined.
MIC3000 micrel m9999-101204 52 october 2004 oem configuration register 0 (oemcfg0) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] rst zone dflt oe modref vaux[2] vaux[1] vaux[0] write only read/write read only reserved reserved read/write read/write read/write default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 00 = 00 h a write to oemcfg0 will result in any a/d conversion in progress being aborted and the result discarded. the a/d will begin a new conversion sequence once the write operation is complete. all bits in oemcfg0 are non-volatile except dflt and rst. a valid oem password is required for access to this register. bit(s) function operation d[7] rst 0 = no action; 1 = reset; write-only. d[6] zone selects temperature zone. 0 = internal; 1 = external; non-volatile. d[5] dflt diode fault flag. 1 = diode fault; 0 = ok. d[4] oe output enable for shdn, v mod , and v bias . 1 = enabled; 0 = hi-z; non-volatile. d[3] modref selects whether v mod is referenced to ground 1 = v dd ; 0 = gnd; non-volatile. or v dd . d[2:0] vaux[2:0] selects the voltage reported in vinh:vinl. 000 = v in ; 001 = v dda ; 010 = v bias ; 011 = v mod ; 100 = apcdac; 101 = moddac; 110 = fltdac; non-volatile oem configuration register 1 (oemcfg1) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] inv gain biasref rfb[2] rfb[1] rfb[0] srce spol read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 1 = 01 h a write to oemcfg1 will result in any a/d conversion in progress being aborted and the result discarded. the a/d will begin a new conversion sequence once the write operation is complete. all bits in oemcfg1 are non-volatile and will be maintained through power and reset cycles. a valid oem password is required for access to this register.
october 2004 53 m9999-101204 MIC3000 micrel bit(s) function operation d[7] inv inverts the apc op-amp inputs. when set to ?0? 0 = emitter follower (no inversion); the bias dac output is connected to the ?+? 1 = common emitter (inverted); read/write; input and fb is connected to the ??? input of the non-volatile. op amp. set to ?0? to use the adc feedback loop. d[6] gain sets the feedback voltage range by changing the 1 = vref/4 full scale; apcdac output swing; 0-v ref for optical 0 = vref full scale; read/write ;non-volatile. feedback, 0-v ref /4 for electrical feedback. d[5] biasref selects whether fb and vmpd are referenced to 1 = vdd; 0 = gnd; read/write; non-volatile. ground or v dd and selects feedback resistor termination voltage (v dda or gnda). d[4:2] rfb[2:0] selects internal feedback resistance. (resistors 000 = ; will be terminated to vdda or gnda according 001 = 800y, to biasref.) 010 = 1.6ky, 011 = 3.2ky, 100 = 6.4ky, 101 = 12.8ky, 110 = 25.6ky, 111 = 51.2ky; read/write; non-volatile. d[1] srce v bias source vs. sink drive. 1 = source (npn), 0 = sink (pnp); read/write; non-volatile. d[0] spol polarity of shutdown output, shdn, when active. 1 = high; 0 = low; read/write; non-volatile. oem configuration register 2 (oemcfg2) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] i2cadr[3] i2cadr[2] i2cadr[1] i2cadr[0] lutoff lutoff lutoff lutoff read/write read/write read/write read/write read/write read/write read/write read/write default value 1010 xxxx b = xx h (slave address = 1010xxx b ) serial address a6h = 1010011 b byte address 2 = 02 h caution: changes to i2cadr take effect immediately! any accesses following a write to i2cadr must be to the newly programmed serial bus address. a valid oem password is required for access to this register. this register is non-volatile and will be maintained through power and reset cycles. bit(s) function operation d[7:4] i2cadr[3:0] upper four msbs of the serial bus slave address; read/write; non-volatile. writes take effect immediately. d[3:0] lutoff lut offset. lutoff is added to the result of the read/write; non-volatile. digital temperature sensor to derive the table index; writes take effect after reset.
MIC3000 micrel m9999-101204 54 october 2004 apc setpoint 0 (apcset0) automatic power control setpoint (unsigned binary) used when apcsel[1:0] = 00 d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 3 = 03 h when a.p.c. is on, i.e., the apccal bit in oemcal0 is set, the value in apcsetx is added to the signed value taken from the a.p.c. look-up table and loaded into the vbias dac. when a.p.c. is off, the value in apcset is loaded directly into the vbias dac, bypassing the look-up table entirely. in either case, the vbias dac setting is reported in the vbias register. the apccfg bits determine the dac?s response to higher or lower numeric values. a valid oem password is required for access to this register. this register is non-volatile and will be maintained through power and reset cycles. apc setpoint 1 (apcset1) automatic power control setpoint (unsigned binary) used when apcsel[1:0] = 01 d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 4 = 04 h when a.p.c. is on, i.e., the apccal bit in oemcal0 is set, the value in apcsetx is added to the signed value taken from the a.p.c. look-up table and loaded into the vbias dac. when a.p.c. is off, the value in apcset is loaded directly into the vbias dac, bypassing the look-up table entirely. in either case, the vbias dac setting is reported in the vbias register. the apccfg bits determine the dac?s response to higher or lower numeric values. this register is non-volatile and will be maintained through power and reset cycles. a valid oem password is required for access to this register. apc setpoint 2 (apcset2) automatic power control setpoint (unsigned binary) used when apcsel[1:0] = 10 d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 5 = 05 h when a.p.c. is on, i.e., the apccal bit in oemcal0 is set, the value in apcsetx is added to the signed value taken from the a.p.c. look-up table and loaded into the vbias dac. when a.p.c. is off, the value in apcset is loaded directly into the vbias dac, bypassing the look-up table entirely. in either case, the vbias dac setting is reported in the vbias register. the apccfg bits determine the dac?s response to higher or lower numeric values. this register is non-volatile and will be maintained through power and reset cycles. a valid oem password is required for access to this register.
october 2004 55 m9999-101204 MIC3000 micrel modulation dac setting (modset) nominal vmod setpoint d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 6 = 06 h when a.p.c. is on, the value corresponding to the current temperature is taken from the modlut look-up table, added to modset and loaded into the vmod dac. this register is non-volatile and will be maintained through power and reset cycles. a valid oem password is required for access to this register. ibias fault threshold (ibflt) bias current fault threshold d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 7 = 07 h a valid oem password is required for access to this register. this register is non-volatile and will be maintained through power and reset cycles. a fault is generated if the bias current is higher than ibflt value set in this register. transmit power fault threshold (txflt) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 8 = 08 h a valid oem password is required for access to this register. this register is non-volatile and will be maintained through power and reset cycles. a fault is generated if the transmit power is higher than txflt value set in this register. loss-of-signal threshold (losflt) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 9 = 09 h a valid oem password is required for access to this register. this register is non-volatile and will be maintained through power and reset cycles. a fault is generated if the received power is lower than losflt value set in this register. bit function operation d[7:0] receive loss-of-signal threshold read/write; non-volatile.
MIC3000 micrel m9999-101204 56 october 2004 fault suppression timer (flttmr) fault suppression interval in increments of 0.5ms d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 10 = 0a h saturation faults are suppressed for a time, t flttmr , following laser turn-on. this avoids nuisance tripping while the apc loop starts up. the length of this interval is (flttmr 0.5ms), typical. a value of zero will result in no fault sup- pression. a valid oem password is required for access to this register. this register is non-volatile and will be main- tained through power and reset cycles. fault mask (fltmsk) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] oemim pohe satmsk txmsk iamsk dfmsk read/write read/write reserved reserved read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 11 = 0b h a valid oem password is required for access to this register. this register is non-volatile and will be maintained through power and reset cycles. bit function operation d[7] oemim oem interrupt mask bit 1 = masked; 0 = enabled; read/write; non-volatile. d[6] pohe oem power-on hour meter enable bit 1 = enabled; 0 = disabled; read/write; non-volatile. d[5:4] d[5:4] reserved always write as zero; reads undefined. d[3] satmsk apc saturation fault mask bit 1 = masked; 0 = enabled; read/write; non-volatile. d[2] txmsk high tx optical power fault mask bit 1 = masked; 0 = enabled; read/write; non-volatile. d[1] iamsk bias current high alarm mask bit 1 = masked; 0 = enabled; read/write; non-volatile. d[0] dfmsk diode fault mask bit 1 = masked; 0 = enabled; read/write; non-volatile. oem password setting (oempwset) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 12 - 15 = 0f h - 0f h ; 0c h = msb this four-byte field is the password required for access to the oem area of the MIC3000?s memory and registers. the byte at address 250 (fa h ) is the most significant byte. this field is compared to the four-byte oempw field at serial address a2 h , byte 120 to 123. if the two fields match, access is allowed to the oem areas of the MIC3000 non-volatile memory at serial addresses a4 h and a6 h . the oem password may be set by writing the new value into oempwset. the new password will not take effect until after a power-on reset occurs or a warm reset is performed using the rst bit in oemcfg0. this allows the new password to be verified before it takes effect. these registers are non-volatile and will be maintained through power and reset cycles. a valid oem password is required for access to this register.
october 2004 57 m9999-101204 MIC3000 micrel byte weight 3 oem password, most significant byte 2 oem password, 2nd most significant byte 1 oem password, 2nd least significant byte 0 oem password, least significant byte oem calibration 0 (oemcal0) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] fltdis fspin wrinh apccal frcint frctxf frclos reserved read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 16 = 10 h a valid oem password is required for access to this register. bit function operation d[7] reserved always write as zero; reads undefined. d[6] fltdis fault comparator disable; inhibits output of fault 0 = faults enabled; 1 = disabled; read/write. comparators when set. d[5] fspin fault comparator ?spin-on-channel? mode select; 0 = normal operation; 1 = spin on channel; do not enable adc and fc spin-on-channel read/write. modes simultaneously. d[4] wrinh inhibit nvram write cycles. 0 = normal operation; 1 = inhibit writes; read/write. d[3] apccal selects apc calibration mode - dacs may be 0 = normal mode; 1 = calibration mode; read/write. controlled directly. d[2] frcint forces the assertion of /int 0 = normal operation; 1 = asserted; read/write. d[1] frctxf forces the assertion of txfault 0 = normal operation; 1 = asserted; read/write. d[0] frclos forces the assertion of rxlos 0 = normal operation; 1 = asserted; read/write. oem calibration 1 (oemcal1) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] adstp adidl 1shot adspin spin[2] spin[1] spin[0] reserved read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 17 = 11 h a valid oem password is required for access to this register.
MIC3000 micrel m9999-101204 58 october 2004 bit function operation d[7] reserved always write as zero; reads undefined. d[6] adstp stop adc halts the analog to digital converter 0 = normal operation; 1 = stopped; read/write. d[5] adidl adc idle flag 0 = busy; 1 = idle; read/write. d[4] 1shot triggers one-shot a/d conversion cycle 0 = normal operation; 1 = one-shot; read/write. d[3] adspin selects adc spin-on-channel mode; do not 0 = normal operation; 1 = spin-on-channel; enable adc and fc spin-on-channel modes read/write. simultaneously d[2], d[1], spin[2:0] adc and fault comparator (fc) channel select for adc: 000 = temperature; 001 = voltage; 010 = vild; d[0] spin-on-channel mode; do not enable adc and 011 = vmpd; 100 = vrx; fc: 001 = vild; fc spin-on-channel modes simultaneously 001 = vmpd; 010 = vrx; read/write. look-up table index (lutindx) look-up table index as determined by temperature compensation logic d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a6h = 1010011b byte address 18 = 12h the look-up table index is derived from the current temperature measurement and lutoff as follows: i ndex lutof f = ? ? ? ? ? ? + t avg () 2 where t avg (n) is the current average temperature. this register allows the current table index to be read by the host. the table base address must be added to lutindx to form a complete table index in physical memory. a valid oem password is required for access to this register. otherwise, reads are undefined. bias dac setting (apcdac) current vbias setting d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read only read only read only read only read only read only read only read only default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 20 = 14 h this register reflects (reads back) the value set in the apc register (apcset0, apcset1, or apcset2 whichever is selected). a valid oem password is required for access to this register. modulation dac setting (moddac) current vmod setting d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read only read only read only read only read only read only read only read only default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 21 = 15 h this register reflects (reads back) the value set in the modset register. a valid oem password is required for access to this register.
october 2004 59 m9999-101204 MIC3000 micrel oem readback register (oemrd) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] int apcsat ibflt txflt rsout reserved reserved reserved read only read only read only read only read only default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 22 = 16 h this register reflects (reads back) the status of the bits corresponding to the parameters defined below. a valid oem password is required for access to this register. otherwise, reads are undefined and writes are ignored. bit function operation d[7:5] reserved always write as zero; reads undefined. d[4] int mirrors state of /int but active-high; not state of 1 = interrupt; 0 = no interrupt. physical pin! d[3] apcsat apc saturation fault comparator output state 1 = fault; 0 = normal operation. d[2] ibflt state of ibias over-current fault comparator 1 = fault; 0 = normal operation; read-only. output d[1] txflt state of transmit power fault comparator output 1 = fault; 0 = normal operation; read-only. d[0] rsout state of the rate select output pin, rsout 1 = high; 0 = low; read-only. power-on hour meter data (pohdata) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read/write read/write read/write read/write read/write read/write read/write read/write default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address 32-39 = 20 h - 27 h these registers are used for backing up the poh result during power cycles. at power-up, the poh meter selects the larger of the two values as the initial count. incremental results are stored in alternate register pairs. the power-on hour meter may be reset or preset by writing to these registers. these registers are non-volatile and will be maintained through power and reset cycles. a valid oem password is required for access to these registers. byte weight 3 poha, high-byte 2 poha, low-byte 1 pohb, high-byte 0 pohb, low-byte oem scratchpad registers (scratchn) default value 0000 0000 b = 00 h serial address a6 h = 1010011 b byte address scratch0: 126 = 7e h scratch1: 127 = 7f h scratch2: 128 = 80 h ....................................... scratch127: 253 = fd h the scratchpad registers are general-purpose non-volatile memory locations. they can be freely read from and written to any time the MIC3000 is in oem mode.
MIC3000 micrel m9999-101204 60 october 2004 manufacturer id register (mfg_id) identifies micrel as the manufacturer of the device. always returns 2ah d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read only read only read only read only read only read only read only read only 0 0101010 default value 0010 1010b = 2a h serial address a6 h = 1010011 b byte address 254 = fe h the value in this register, in combination with the dev_id register, serve to identify the MIC3000 and its revision number to software. this register is read-only. bit(s) function operation d[7:0] identifies micrel as the manufacturer of the device. read only. always returns a h always returns 2a h . device id register (dev_id) d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0] read only read only read only read only read only read only read only read only MIC3000 device id die revision always reads as zero ?0? at d [4-7] default value 0000 xxxx b = 0x h serial address a6 h = 1010011 b byte address 255 = ff h the value in this register, in combination with the mfg_id register, serve to identify the MIC3000 and its revision number to software. this register is read-only.
october 2004 61 m9999-101204 MIC3000 micrel applications information controlling laser diode bias apcdac to adc t o adc MIC3000 r fb r base i mod vmpd fb vdda vbias comp vild+ vild shdn l2 ldc/md c md c l1 lda from laser driver c comp q1 pnp vdd v dd r sense redundant switch (optional) figure 25. example apc circuit for common-cathode tosa apcdac t o adc to adc MIC3000 r fb r base i mod vmpd fb vdda vbias comp vild+ vild shdn l2 ldc/md c md c l1 lda to laser driver c comp q1 pnp vdd vdd r sense redundant switch (optional) figure 26. example apc circuit for common anode tosa
MIC3000 micrel m9999-101204 62 october 2004 choosing c comp the apc loop is compensated by a capacitor, c comp , connected from comp to either v dda or gnda. this capacitor adjusts the slew rate and bandwidth of the loop as follows: slewrate dv dt i c b w g 2c slew comp m comp == = / where: i slew = 64a, g m = 125mho these relationships are shown graphically in figure 27 and figure 28. 0 10 20 30 40 50 60 70 1 6 11 16 21 26 31 36 41 46 5 1 slew rate (mv/ s) c comp (nf) figure 27. slew rate vs. c comp value 0 0.50 1.00 1.50 2.00 2.50 10 20 30 40 50 60 70 80 90 10 0 bandwidth (khz) c comp (nf) figure 28. open loop unity-gain bandwidth vs. c comp the loop response should be tailored to the data rate, encoding format and maximum run-lengths, and required laser turn-on time. higher data rates and/or shorter maximum run lengths and/or faster turn-on times call for smaller capaci- tors. lower data rates and/or longer maximum run lengths and/or slower turn-on times call for larger capacitors. in order to meet the sfp/gbic turn-on requirement of 1ms, for example, do not employ a capacitor larger than 20nf. low esr capacitors such as ceramics will give the best results. excessive esr will reduce the effectiveness of c comp . the capacitor?s voltage rating must exceed v dda . some typical values are shown in table 20. application c comp (nf) 8b/10b encoding, ?1gbps, t on - 1ms 10 sonet (62 b /64 b encoding), ?1gbps 22 ?155mbps, t on - 1ms 22 ?155mbps 100 table 20. typical values for c comp while there is no theoretical upper limit on the size of c comp , it is desirable for the loop to be able to track the changes resulting from periodic temperature compensation. the typi- cal temperature compensation update period is 1.6s. there- fore, a maximum size of 1 f is recommended. if laser turn- on time is not a factor, a value between 100nf and 1 f can be used for virtually any typical application. the tradeoff is that higher value capacitors have a larger physical size and cost. in order to maximize the power supply rejection ratio (psrr), c comp should be returned to gnda when the v bias output is sourcing current, e.g., driving an npn transistor (srce bit = 1). c comp should be returned to v dda when the v bias output is sinking current, e.g., driving a pnp transistor (srce bit =0). measuring laser bias current vild+ and vild? form a pair of pseudo-differential a/d inputs for measuring laser diode bias current via a sense resistor. the signal applied to these inputs is converted to a single-ended, ground-referenced signal for input into the adc and bias current fault comparator. these inputs have limited common-mode voltage range. the full-scale differen- tial input range is v ref /4 or about 300mv. figure 25 and figure 26 illustrate the typical implementation of this function. note that vild? is always connected to the circuit?s reference potential: v dd in the case of a common- anode transmitter optical sub-assembly (tosa) and gnd in the case of a common-cathode tosa. note that the monitor photodiode current will also flow in the sense resistor. this will result in a small offset in the measured bias current. the apc function will hold this term constant, so it can be corrected for in the external calibration constants. the sens- ing resistor could also be connected between v dd and the emitter of q1 on figure 25 or between the emitter of q1 an gnd on figure 26. interfacing to laser drivers in order for the MIC3000 to control the modulation current of the laser diode, an interface circuit may be required depend- ing on the method used by the driver to set its modulation current level. generally, most laser diode driver ics use one of three methods: a) a current, i set , is sourced into a pin on the driver ic. the modulation current delivered by the driver is then some fixed multiple of i set . the sy88912 is an example of this type of driver. a simple circuit can be used to create a current source controlled by the v mod outputs. the circuit is based on an external bipolar transistor and a current sensing resistor.
october 2004 63 m9999-101204 MIC3000 micrel b) a current, i set , is drawn out of a pin on the driver ic. the modulation current delivered by the driver is then some fixed multiple of i set . a simple circuit can be used to create a current source controlled by the v mod outputs. the circuit is based on an external bipolar transistor and a current sensing resistor. c) a voltage, v set , is applied to a pin on the driver ic. this voltage may be referenced to gnd or v dd . the MIC3000?s v mod + output can supply this voltage directly. if a voltage swing wider than v ref is needed, gain can be applied with a pair of external resistors. the sy88932, sy88982, and sy89307 are examples of this type of driver. sy88912 3.3v 3.2gbps sonet/sdh laser driver the modulation level of the sy88912 driver is controlled by the current sourced into the rset pin (type (a) above). the circuit shown in figure 29 allows the MIC3000?s v mod outputs to control the sy88912?s modulation current from its minimum value, 5ma, to its maximum value, 60ma. the circuit operates as a dac-controlled current source. the current source is formed by the v mod buffer amplifier, exter- nal transistor, and current sense resistor. the op-amp acts to force the voltage drop across rset to be equal to the dac output voltage. the current, i set , through r set is therefore regulated as i set = v mod +/r set (in this case, the dac output and therefore the op-amp output, are referenced to v dda .) the sy88912?s current gain, i mod /i set , is 23. a modulation current level of 60ma requires i set = 60ma/23 = 2.61ma; a modulation current level of 5ma requires i set = 5ma/23 = 0.217ma. r fltr and c fltr are optional and act to eliminate any noise that might be present on v dda or v mod . the values shown give a 100 s time constant. note that the time con- stant is present whenever the laser is turned on or turned off. this must be taken into account when designing to system specifications such as the sfp msa?s t on and t off require- ments. the values of r fltr and/or c fltr may need to be adjusted accordingly. the impact of the filter time constant on the turn off time can be eliminated by using the MIC3000?s shdn signal to drive the sy88912?s enable input, /en. the use of the shdn signal is completely optional. the main benefit to using shdn, however, is that it shuts down the driver very quickly and irrespective of the values of r fltr and c fltr . the values of r fltr and c fltr can therefore be increased, enhancing their effect without incurring any turn- off time penalty. depending on the polarity chosen for shdn using the spol bit, an inversion may be required between the MIC3000?s shdn output and the driver?s /en input. (the shdn output may also be used to drive a redundant safety switch and the same polarity may not be appropriate for both functions.) moddac modref bit = 1 MIC3000 sy88912 r set 420 i set i mod 23 r fltr 1k shdn /en gnd r set v mod optional - see text v dda v mod + gnda c fltr 100nf q1 2n3906 v dd (1) notes: 1. bypass capacitors not shown for clarity. figure 29. controlling the sy88912 modulation current for the circuit of figure 29, the modulation current control range and corresponding dac values are shown in table 21 below. dac value v dda ? v mod i set i mod 0 0v 0ma 0ma 19 0.091v 0.216ma 4.98ma 127 0.61v 1.45ma 33.4ma 255 1.22v 2.91ma 66.8ma table 21. control range of sy88912 modulation control circuit sy88932 3.3v 3.2gbps sonet/sdh laser driver the modulation level of the sy88932 driver is controlled by the voltage applied to the vctrl pin (type (c) above). the circuit shown in figure 30 allows the MIC3000?s v mod output to control the sy88932?s modulation current. the circuit operates as a dac-controlled voltage source. vctrl is simply the dac output voltage. see section above on sy88912 for rfltr, cfltr and shdn. moddac modref bit = 0 MIC3000 sy88932 i mod r fltr 1k shdn /en gnd v ctrl v cc v mod optional - see text v dda v mod + gnda c fltr 100nf v dd (1) note: 1. bypass capacitors not shown for clarity. figure 30. controlling the sy88932 modulation current
MIC3000 micrel m9999-101204 64 october 2004 sy89307 5.0v/ 3.3v 2.5gbps vcsel driver the modulation level of the sy89307 driver is controlled by the voltage applied to the vctrl pin (type (c) above). the circuit shown in figure 31 allows the MIC3000?s v mod output to control the sy89307?s output swing. vctrl is simply the dac output voltage. the circuit operates as a dac-con- trolled voltage source. see section above on sy88912 for r fltr , c fltr . moddac modref bit = 1 MIC3000 sy89307 r fltr 1k v ee v ctrl v cc v mod v dda v mod + gnda c fltr 100nf v dd (1) note: 1. bypass capacitors not shown for clarity. figure 31. controlling the sy89307 modulation current laser drivers programmed via a sink current the modulation level of some laser diode drivers is controlled by a current sourced out of the rset pin (type (b) above). the circuit shown in figure 32 allows the MIC3000?s v mod outputs to control the set current, i set . the circuit operates as a dac-controlled current sink. the current sink is formed by the v mod buffer amplifier, external transistor, and current sense resistor. the op-amp acts to force the voltage drop across rset to be equal to the dac output voltage. the current through r set is therefore regulated as i rset = v mod +/r set . i set is given by the equation: i vmod r1 set set = + ? ? ? ? ? ? + ? ? ? ? ? ? (8) where is the dc gain of q1 the higher the gain of the transistor, the closer i set will be to the current in r set . r fltr and c fltr act to eliminate any noise that might be present on v dda or v mod . the values shown give a 100 s time constant. see section above on sy88912 for r fltr , c fltr and shdn. moddac modref bit = 1 MIC3000 ld driver r set i set i mod 23 r fltr 1k shdn /en gnd v dd r set v mod optional - see text v dda v mod + gnda q1 2n3906 v dd (1) c fltr 100nf notes: 1. bypass capacitors not shown for clarity figure 32. controlling the modulation current via a sink current drivers with monitor outputs laser diode driver ics have been introduced with monitor outputs. these outputs provide ground-referred signals that mirror critical signals like laser bias current, modulation current or monitor photodiode current, an analog of transmit- ted power. generally, these outputs source a current into an external resistor to generate a ground referenced voltage. using these outputs with the MIC3000 is straightforward since the MIC3000?s vild+/? and vmpd inputs are polarity programmable, shutdown output the shutdown output, shdn, can be used in two ways: as an enable or on/off control for the laser driver ic, and/or to control a redundant switch in the laser current path. the redundant switch provides a means for the MIC3000 to shut off the laser current even if the bias transistor or modulator is damaged or fails. shdn is active any time the MIC3000 shuts down the laser, i.e., if the txdisable function is asserted in hardware or software, or if the fault detection circuits trigger laser shutdown. the shutdown output, shdn, is essentially a logic output with programmable polarity. the programmable polar- ity allows shdn to drive either high-side or low-side switches or active-high or active-low enable inputs without the need for external inversion circuits. if an active-low and an active-high shutdown signal are required, an external inverter will be necessary. examples of redundant switch circuits are shown in figure 33.
october 2004 65 m9999-101204 MIC3000 micrel r base s hdn v dd high-side low-side ild r pullup q1 pnp shdn v dd q1 p-fe t ild r pullup r base s hdn ild gnd r pulldown q1 npn shdn ild q1 n-fe t gnd r pullup figure 33. redundant switch circuits temperature sensing the MIC3000 can measure and report its own internal temperature or the temperature of a remote pn junction or ?thermal diode?. in either case it is important to note that any board-mounted semiconductor device tends to track the ground plane temperature around it. the dominant thermal path to the sensor is often the ground pin. the ground pin usually connects to the leadframe paddle on which the die is mounted. typical semiconductor packages, being non-con- ductive plastic, insulate the device from the ambient air. the advantage to using a remote sensor is that the tempera- ture may be sensed at a specific location, such as in the proximity of the laser diode, or away from any heat sources where it will more closely track the transceiver?s case tem- perature. the measured temperature is reported via the digital diagnostics registers and is used to index the tempera- ture compensation tables. (note: sff-8472 does not specify the meaning of the reported temperature information or the location from which it is taken. this information is to be specified in the transceiver vendor?s datasheet.) remote sensing for remote temperature sensing using the xpn pin, most small-signal pnp transistors with characteristics similar to the jedec 2n3906 will perform well as thermal diodes. table 22 lists several examples of such parts that micrel has tested for use with the MIC3000. other transistors equivalent to these should also work well. vendor part number package fairchild semiconductor mmbt3906 sot-23 on semiconductor mmbt3906l sot-23 infineon technologies smbt 3906/mmbt3906 sot-23 samsung semiconductor kst3906-tf sot-23 table 22. transistors suitable for use as remote diodes minimizing errors self-heating one concern when measuring temperature is to avoid errors induced by self-heating. self-heating is caused by power dissipation within the MIC3000. it is directly proportional to the internal power dissipation and the junction-to-ambient thermal resistance, ja . the dissipation in the MIC3000 must be calculated and reduced to a temperature offset. the power dissipation, pdiss, includes the effect of quiescent current and all currents flowing into or out of any signal pins, espe- cially v bias and v mod . the temperature rise caused by self- heating is given by: ? tp diss j a = (9) ja is given in the ?operating ratings? section above as 43c/w. the possible contributors to self-heating are listed in table 23. the numbers given in table 23 suggest that the power dissipation in a typical application will be no more than a few tens of milliwatts, leading to self-heating on the order of 1c. description magnitude notes quiescent power i dd v dd typically v dd = 3.3v, i dd = 2.7ma ? 3.3v 2.7ma = 8.91mw. shdn current i ol v ol negligible if mosfet is used as shutdown device. txfault current i ol v ol worst case is v dd 2 /r pullup ; r pullup is 4.7ky min. per sfp msa ? 3.3v 2 /4.7ky = 2.32mw. v bias current v bias i vbias or (v dd ?v bias ) i vbias worst-case is v ref 10ma = 1.22v 10ma = 12.3mw. v mod current v mod i vmod or (v dd ?v mod ) i vmod worst-case is v ref 10ma = 1.22v 10ma = 12.3mw. rsout current i ol v ol only for rate-agile applications using rsin/rsout. data current i ol v ol duty_cycle may be negligible; depends on bus speed, pullup current, and bus activity. rxlos current i ol v ol worst case is v dd 2 /r pullup ; r pullup is 4.7ky min. per sfp msa ? 3.3v 2 /4.7ky = 2.32mw. table 23. contributors to self-heating
MIC3000 micrel m9999-101204 66 october 2004 in any application, the best and often easiest approach is to measure performance in the final application environment. this is especially true when dealing with systems for which some temperature data may be poorly defined or unobtain- able except by empirical means. if desired, the external calibration constants may be used to correct the temperature readings. series resistance with external temperature sensor the operation of the MIC3000 depends upon sensing the vcb-e of a diode-connected pnp transistor (?diode?) at two different current levels. for remote temperature measure- ments, this is done using an external diode connected be- tween xpn and ground. since this technique relies upon measuring the relatively small voltage difference resulting from two levels of current through the external diode, any resistance in series with the external diode will cause an error in the temperature reading from the MIC3000. a good rule of thumb is this: for each ohm in series with the external transistor, there will be a 0.9c error in the MIC3000?s temperature measurement. it is not difficult to keep the series resistance well below an ohm (typically <0.1), so this will rarely be an issue. xpn filter capacitor selection it is desirable to employ a filter capacitor between xpn and gnda. the use of this capacitor is especially recommended in environments with a lot of high frequency noise (such as digital switching noise), or if long wires are used to connect to the remote diode. the maximum recommended total capaci- tance from the xpn pin-to-gnd is 2000pf. the recom- mended typical capacitor is a 1000pf np0 or c0g ceramic capacitor with a 10% tolerance. if the remote diode is to be at a distance of more than 6" to 12" from the MIC3000, using twisted pair wiring or shielded microphone cable for the connections to the diode can significantly reduce noise pickup. if using a long run of shielded cable, remember to subtract the cable?s conductor-to-shield capacitance from the 2000pf maximum total capacitance. xpn layout considerations the following guidelines should be kept in mind when design- ing and laying out circuits using the MIC3000 and a remote thermal diode: 1. place the MIC3000 as close to the remote diode as possible, while taking care to avoid severe noise sources such as high speed data busses, and the like. 2. since any conductance from the various voltages on the pc board and the xpn line can induce errors, it is good practice to guard the remote diode?s emitter trace with a pair of ground traces. these ground traces should be returned to the MIC3000?s own ground pin. they should not be grounded at any other part of their run. however, it is highly desirable to use these guard traces to carry the diode ?s own ground return back to the ground pin of the MIC3000, thereby providing a kelvin connection for the base of the diode. 3. when using the MIC3000 to sense the tempera- ture of a processor or other device which has an integral thermal diode, connect the emitter and base of the remote sensor to the MIC3000 using the guard traces and kelvin return, shown in figure 34. the collector of the remote diode is typically inaccessible to the user on these devices. 4. due to the small currents involved in the measure- ment of the remote diode?s ? v be , it is important to adequately clean the pc board after soldering to prevent current leakage. this phenomenon will most likely show up as an issue in situations where water-soluble soldering fluxes are used. 5. in general, wider traces for the ground and t1 lines will help reduce susceptibility to radiated noise (wider traces are less inductive). use trace widths and spacing of 10 mils wherever possible and provide a ground plane under the MIC3000 and under the connections from the MIC3000 to the remote diode. this will help guard against stray noise pickup. gnda xpn m ic3000 guard/return remote diode (xpn) guard/return figure 34. guard traces and kelvin return for remote thermal diode layout considerations small form-factor pluggable (sfp) transceivers the pinout of the MIC3000 digital control and status signals was optimized for use in small form-factor pluggable (sfp msp) optical transceivers. if the MIC3000 is mounted on the bottom of the pc board with the correct rotation, the control and status i/o can be routed to the host connector without changing the order. this is shown in figure 35 below. 1 2 3 4 5 6 18 17 16 15 14 13 789101112 24 23 22 21 20 19 v cc t txfault txdisable data clock mod-def (0) ratesel los v cc r v cc r top view figure 35. typical sfp control and status i/o signal routing (not to scale)
october 2004 67 m9999-101204 MIC3000 micrel power supplies the MIC3000 has separate power supply and ground pins for both the analog and digital supplies. this helps prevent digital switching noise from corrupting the analog functions. the individual supply and ground pins are not isolated from one another inside the ic. separate analog and digital power and ground planes are not required on the pcb. having one of each plane (power and ground) is certainly good practice, however. if dedicated power and ground layers are not available, care should be taken to route the digital supply and return currents back to the supply separate from the analog supply connections. a schematic of this approach is shown in figure 36. each supply should be bypassed as close to the ic as possible with 0.01 f capacitor (low esr capacitors such as ceramics are preferred.) as shown. this assumes that bulk capacitance is already present upstream. if no other filter capacitance is present nearby, a 1 f filter capacitor should be added in parallel to the 0.01 f capacitor. vddd c3 (1) 0.01 f c4 1.0 f c1 (1) 1.0 f c2 0.01 f MIC3000 gndd host p/s (+) host p/s (? vdda gnda ground plane power plane figure 36. power supply routing and bypassing using the MIC3000 in a 5v system it is fairly straightforward to use the MIC3000 in a system powered from a 5v rail. in these systems, the laser diode driver ic will usually be powered from the 5v rail. a small linear regulator, such as micrel?s mic5213, can be used to generate a 3.3v power supply rail if one does not otherwise exist in the system. all of the MIC3000?s digital i/o?s except for r sout are 5v tolerant and may be pulled up to 5.5v regardless of the MIC3000?s supply voltage. they can be connected directly to a 5v host. the mic5213 is ideal, as it is capable of supplying up to 80ma, is in a tiny sc-70 package, and is stable with small ceramic output capacitors. the laser diode driver interface will be unchanged in most cases. ground referred voltages and currents can be gener- ated the same way as with 3.3v-powerd drivers. the excep- tion is drivers that are controlled by a voltage referenced to v dd such as the sy89307. the MIC3000?s v bias or v mod output will be referenced to its own 3.3v power supply whereas the driver?s input will be referenced to its 5v power supply. the solution is a simple level-shifting circuit that converts the v bias /v mod output into a current and then into a v dd -referenced voltage.
MIC3000 micrel m9999-101204 68 october 2004 micrel, inc. 2180 fortune drive san jose, ca 95131 usa tel + 1 (408) 944-0800 fax + 1 (408) 474-1000 web http://www.micrel.com the information furnished by micrel in this data sheet is believed to be accurate and reliable. however, no responsibility is a ssumed by micrel for its use. micrel reserves the right to change circuitry and specifications at any time without notification to the customer. micrel products are not designed or authorized for use as components in life support appliances, devices or systems where malfu nction of a product can reasonably be expected to result in personal injury. life support devices or systems are devices or systems that (a) are intend ed for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant inj ury to the user. a purchaser?s use or sale of micrel products for use in life support appliances, devices or systems is at purchaser?s own risk and purchaser agrees to fully indemnify micrel for any damages resulting from such use or sale. ? 2004 micrel, incorporated. package information 24-pin mlf ? (ml)

▲Up To Search▲

Price & Availability of MIC3000

	To Download MIC3000 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .